

### FEATURES

**Quad outputs isolated from input and each other**

**Input-to-output differential:  $\pm 700$  V peak**

**Output-to-output differential:  $\pm 700$  V peak**

**0.1 A peak output current**

**High frequency operation: 5 MHz maximum**

**High common-mode transient immunity:  $>75$  kV/ $\mu$ s**

**High temperature operation: 105°C**

**Wide body, 28-lead SOIC**

### APPLICATIONS

**Plasma display modules**

### GENERAL DESCRIPTION

The ADuM1420<sup>1</sup> is a quad isolated gate driver that employs Analog Devices, Inc. iCoupler® technology to provide independent and isolated high-side and low-side outputs.

In comparison to gate drivers employing high voltage level translation methodologies, the ADuM1420 offers the benefit of true, galvanic isolation between the input and each of the four outputs. Each output can be operated up to  $\pm 700$  V peak relative to the input, thereby supporting low-side switching to negative voltages. The differential voltage between any two outputs can be as high as 700 V peak.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,291,907; and 7,075,329.

### FUNCTIONAL BLOCK DIAGRAM




Figure 1.

### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features .....	1	Recommended Operating Conditions .....	4
Applications .....	1	Absolute Maximum Ratings .....	5
General Description .....	1	ESD Caution.....	5
Functional Block Diagram .....	1	Pin Configuration and Function Descriptions.....	7
Revision History .....	2	Typical Performance Characteristics .....	8
Specifications.....	3	Application Information.....	9
Electrical Characteristics .....	3	Common-Mode Transient Immunity .....	9
Package Characteristics .....	4	Power-Up/Power-Down Considerations .....	10
Regulatory Information.....	4	Outline Dimensions .....	11
Insulation and Safety-Related Specifications.....	4	Ordering Guide .....	11

REVISION HISTORY

2/08—Revision A: Initial Version

# SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

All voltages are relative to their respective ground.  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $12\text{ V} \leq V_{DDA} \leq 18\text{ V}$ ,  $12\text{ V} \leq V_{DDB} \leq 18\text{ V}$ ,  $12\text{ V} \leq V_{DDC} \leq 18\text{ V}$ ,  $12\text{ V} \leq V_{DDD} \leq 18\text{ V}$ . All minimum/maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = 5\text{ V}$ ,  $V_{DDA} = 15\text{ V}$ ,  $V_{DDB} = 15\text{ V}$ .

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current, Quiescent	$I_{DD1(Q)}$		5.1	8.0	mA	
Output Supply Current (A, B, C, or D), Quiescent	$I_{DDA(Q)}$ , $I_{DDB(Q)}$ , $I_{DDC(Q)}$ , $I_{DDD(Q)}$		0.3	1.2	mA	
Input Supply Current, 10 Mbps	$I_{DD1(10)}$		12	16	mA	
Output Supply Current (A, B, C, or D), 10 Mbps	$I_{DDA(10)}$ , $I_{DDB(10)}$ , $I_{DDC(10)}$ , $I_{DDD(10)}$		16	22	mA	$C_L = 200\text{ pF}$
Input Currents	$I_{IA}$ , $I_{IB}$ , $I_{IC}$ , $I_{ID}$ , $I_{DISABLE}$	-10	+0.01	+10	$\mu\text{A}$	$0\text{ V} \leq V_{IA}, V_{IB}, V_{IC}, V_{ID}$ , $V_{DISABLE} \leq V_{DD1}$
Logic High Input Threshold	$V_{IH}$	2.0			V	
Logic Low Input Threshold	$V_{IL}$			0.8	V	
Logic High Output Voltages	$V_{OAH}$ , $V_{OBH}$ , $V_{OCH}$ , $V_{ODH}$	$V_{DDA} - 0.1$ , $V_{DDB} - 0.1$ , $V_{DDC} - 0.1$ , $V_{DDD} - 0.1$	$V_{DDA}$ , $V_{DDB}$ , $V_{DDC}$ , $V_{DDD}$		V	$I_{OA}, I_{OB}, I_{OC}, I_{OD} = -1\text{ mA}$
Logic Low Output Voltages	$V_{OAL}$ , $V_{OBL}$ , $V_{OCL}$ , $V_{ODL}$			0.1	V	$I_{OA}, I_{OB}, I_{OC}, I_{OD} = 1\text{ mA}$
Output Short-Circuit Pulsed Current <sup>1</sup>	$I_{OA(SC)}$ , $I_{OB(SC)}$ , $I_{OC(SC)}$ , $I_{OD(SC)}$	100			mA	
SWITCHING SPECIFICATIONS						
Minimum Pulse Width <sup>2</sup>	PW			100	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Maximum Switching Frequency <sup>3</sup>		5			Mbps	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Propagation Delay <sup>4</sup>	$t_{PHL}$ , $t_{PLH}$	99	110	128	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Change vs. Temperature			85		ps/ $^\circ\text{C}$	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Pulse Width Distortion, $ t_{PLH} - t_{PHL} $	PWD			8	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Channel-to-Channel Matching, Rising vs. Rising Edges <sup>5</sup>				5	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Channel-to-Channel Matching, Falling vs. Falling Edges <sup>5</sup>				9	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Channel-to-Channel Matching, Rising vs. Falling Edges <sup>6</sup>				13	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0
Part-to-Part Matching, Rising or Falling Edges <sup>7</sup>				10	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0, input $t_R = 3\text{ ns}$
Part-to-Part Matching, Rising vs. Falling Edges <sup>8</sup>				18	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0, input $t_R = 3\text{ ns}$
Output Rise/Fall Time (10% to 90%)	$t_R/t_F$			25	ns	$C_L = 200\text{ pF}$ , ED DISABLE = 0

<sup>1</sup> Short-circuit duration of less than 1 second. Average power must conform to the limit shown under the Absolute Maximum Ratings.

<sup>2</sup> The minimum pulse width is the shortest pulse width at which the specified timing parameters are guaranteed.

<sup>3</sup> The maximum switching frequency is the maximum signal frequency at which the specified timing parameters are guaranteed.

<sup>4</sup>  $t_{PHL}$  propagation delay is measured from the 50% level of the falling edge of the  $V_{ik}$  signal to the 50% level of the falling edge of the  $V_{ox}$  signal.  $t_{PLH}$  propagation delay is measured from the 50% level of the rising edge of the  $V_{ik}$  signal to the 50% level of the rising edge of the  $V_{ox}$  signal.

<sup>5</sup> Channel-to-channel matching, rising, or falling edges is the magnitude of the propagation delay difference between any two channels of the same part when the inputs are either both rising or falling edges. The supply voltages and the loads on each channel are equal.

<sup>6</sup> Channel-to-channel matching, rising vs. falling edges is the magnitude of the propagation delay difference between any two channels of the same part when one input is a rising edge and the other input is a falling edge. The supply voltages and loads on each channel are equal.

<sup>7</sup> Part-to-part matching, rising, or falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when the inputs are either both rising or falling edges. The supply voltages, temperatures, and loads of each part are equal.

<sup>8</sup> Part-to-part matching, rising vs. falling edges is the magnitude of the propagation delay difference between the same channels of two different parts when one input is a rising edge and the other input is a falling edge. The supply voltages, temperatures, and loads of each part are equal.

# ADuM1420

## PACKAGE CHARACTERISTICS

Table 2.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	f = 1 MHz
Capacitance (Input-to-Output) <sup>1</sup>	C <sub>I-O</sub>		2.0		pF	
Input Capacitance	C <sub>I</sub>		4.0		pF	
IC Junction-to-Ambient Thermal Resistance	θ <sub>JA</sub>		54		°C/W	
IC Junction-to-Case Thermal Resistance	θ <sub>JC</sub>		13		°C/W	
Moisture Sensitivity Level				3		

<sup>1</sup> The device is considered a 2-terminal device: Pin 1 through Pin 14 are shorted together, and Pin 15 through Pin 28 are shorted together.

## REGULATORY INFORMATION

The ADuM1420 will be approved by the organization listed in Table 3.

Table 3.

<b>UL<sup>1</sup> (Pending)</b>
Recognized under 1577 component recognition program, basic insulation, 1667 V rms isolation voltage.

<sup>1</sup> In accordance with UL 1577, each ADuM1420 is proof tested by applying an insulation test voltage ≥ 2000 V rms for 1 second (current leakage detection limit = 5 μA).

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 4.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		1667	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	2.1 min	mm	Measured from input terminals to output terminals B-D, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	2.1 min	mm	Measured from input terminals to output terminals B-D, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

## RECOMMENDED OPERATING CONDITIONS

Table 5.

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	−40	+105	°C
Input Supply Voltage <sup>1</sup>	V <sub>DD1</sub>	4.5	5.5	V
Output Supply Voltages <sup>1</sup>	V <sub>DDA</sub> , V <sub>ddb</sub>	12	18	V
Input Signal Rise and Fall Times			100	ns
Common-Mode Transient Immunity, Input to Output <sup>2</sup>		−75	+75	kV/μs
Common-Mode Transient Immunity, Between Outputs <sup>2</sup>		−75	+75	kV/μs
Transient Immunity, Supply Voltages <sup>2</sup>		−75	+75	kV/μs

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> See the Common-Mode Transient Immunity section for additional data.

## ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter	Rating
Storage Temperature ( $T_{ST}$ )	–55°C to +150°C
Ambient Operating Temperature ( $T_A$ )	–40°C to +105°C
Input Supply Voltage ( $V_{DD1}$ ) <sup>1</sup>	–0.5 V to +7.0 V
Output Supply Voltage ( $V_{DDA}$ , $V_{ddb}$ , $V_{DDC}$ , $V_{DDD}$ ) <sup>1</sup>	–0.5 V to +27 V
Input Voltage ( $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID}$ ) <sup>1</sup>	–0.5 V to $V_{DD1} + 0.5$ V
Output Voltage ( $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , $V_{OD}$ ) <sup>1</sup>	–0.5 V to $V_{DDA} + 0.5$ V, $V_{ddb} + 0.5$ V, $V_{DDC} + 0.5$ V, $V_{DDD} + 0.5$ V
Input-to-Output Voltage <sup>2</sup>	–700 V peak to +700 V peak
Output Differential Voltage <sup>3</sup>	700 V peak
Output DC Current ( $I_{OA}$ , $I_{OB}$ )	–20 mA to +20 mA
Common-Mode Transients <sup>4</sup>	–100 kV/μs to +100 kV/μs

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> Input-to-output voltage is defined as  $GND_x - GND_1$  where x is either A, B, C, or D.

<sup>3</sup> Output differential voltage is defined as  $GND_x - GND_y$  where x and y differ from each other and are either A, B, C, or D.

<sup>4</sup> Refers to common-mode transients across any insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Ambient temperature = 25°C, unless otherwise noted.

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.


Table 7. Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>IC</sub> Input	V <sub>ID</sub> Input	ED DISABLE	V <sub>OA</sub> Output	V <sub>OB</sub> Output	V <sub>OC</sub> Output	V <sub>OD</sub> Output	V <sub>DD1</sub> State <sup>1</sup>
L	L	L	L	L	L	L	L	L	Powered
L	L	L	H	L	L	L	L	H	Powered
L	L	H	L	L	L	L	H	L	Powered
L	L	H	H	L	L	L	L	L	Powered
L	H	L	L	L	L	H	L	L	Powered
L	H	L	H	L	L	L	L	L	Powered
L	H	H	L	L	L	H	H	L	Powered
L	H	H	H	L	L	L	L	L	Powered
H	L	L	L	L	H	L	L	L	Powered
H	L	L	H	L	H	L	L	H	Powered
H	L	H	L	L	L	L	L	L	Powered
H	L	H	H	L	L	L	L	L	Powered
H	H	L	L	L	L	L	L	L	Powered
H	H	L	H	L	L	L	L	L	Powered
H	H	H	L	L	L	L	L	L	Powered
H	H	H	H	L	L	L	L	L	Powered
L	L	L	L	NC or H	L	L	L	L	Powered
L	L	L	H	NC or H	L	L	L	H	Powered
L	L	H	L	NC or H	L	L	H	L	Powered
L	L	H	H	NC or H	L	L	H	H	Powered
L	H	L	L	NC or H	L	H	L	L	Powered
L	H	L	H	NC or H	L	H	L	H	Powered
L	H	H	L	NC or H	L	H	H	L	Powered
L	H	H	H	NC or H	L	H	H	H	Powered
H	L	L	L	NC or H	H	L	L	L	Powered
H	L	L	H	NC or H	H	L	L	H	Powered
H	L	H	L	NC or H	H	L	H	L	Powered
H	L	H	H	NC or H	H	L	H	H	Powered
H	H	L	L	NC or H	H	H	L	L	Powered
H	H	L	H	NC or H	H	H	L	H	Powered
H	H	H	L	NC or H	H	H	H	L	Powered
H	H	H	H	NC or H	H	H	H	H	Powered
X	X	X	X	X	L	L	L	L	Unpowered <sup>2</sup>

<sup>1</sup> Powered refers to the situation in which V<sub>DD1</sub> is within the recommended operating conditions. Unpowered refers to the situation in which V<sub>DD1</sub> ≤ 2.0 V. Operation outside the recommended operating conditions is not recommended. See the Power-Up/Power-Down Considerations section for more information.

<sup>2</sup> Output returns to input state within 1 μs of V<sub>DD1</sub> power restoration.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



### NOTES

PIN 7 AND PIN 14 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND<sub>1</sub> IS RECOMMENDED. PIN 20 AND PIN 23 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND<sub>C</sub> IS RECOMMENDED. PIN 4, PIN 5, PIN 6, PIN 18, PIN 19, PIN 24, AND PIN 25 ARE FLOATING AND SHOULD BE LEFT UNCONNECTED.

069653-002

Figure 2. Pin Configuration

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>OA</sub>	Output A.
2	V <sub>DDA</sub>	Output A Supply Voltage, 12 V to 18 V.
3	GND <sub>A</sub>	Ground Reference for Output A.
4 to 6, 18, 19, 24, 25	NC	No Connection.
7, 14	GND <sub>1</sub>	Ground Reference for Input Logic Signals.
8	V <sub>DD1</sub>	Input Supply Voltage, 4.5 V to 5.5 V.
9	V <sub>IA</sub>	Logic Input A.
10	V <sub>IB</sub>	Logic Input B.
11	V <sub>IC</sub>	Logic Input C.
12	V <sub>ID</sub>	Logic Input D.
13	ED DISABLE	Error Detection Disable. Disables the internal error detection function so that the logic outputs always match the logic inputs.
15	GND <sub>D</sub>	Ground Reference for Output D.
16	V <sub>OD</sub>	Output D.
17	V <sub>DDD</sub>	Output D Supply Voltage, 12 V to 18 V.
20, 23	GND <sub>C</sub>	Ground Reference for Output C.
21	V <sub>OC</sub>	Output C.
22	V <sub>DDC</sub>	Output C Supply Voltage, 12 V to 18 V.
26	GND <sub>B</sub>	Ground Reference for Output B.
27	V <sub>OB</sub>	Output B.
28	V <sub>DDB</sub>	Output B Supply Voltage, 12 V to 18 V.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Typical Input Supply Current Variation with Data Rate




Figure 6. Typical Propagation Delay Variation with Output Supply Voltage (Input Supply Voltage = 5.0 V)




Figure 4. Typical Output Supply Current Variation with Data Rate




Figure 7. Typical Propagation Delay Variation with Input Supply Voltage (Output Supply Voltage = 15.0 V)




Figure 5. Typical Propagation Delay Variation with Temperature



## APPLICATION INFORMATION

### COMMON-MODE TRANSIENT IMMUNITY

In general, common-mode transients consist of linear and sinusoidal components. The linear component of a common-mode transient is given by

$$V_{CM, linear} = (\Delta V / \Delta t) t$$

where  $\Delta V / \Delta t$  is the slope of the transient shown in Figure 8 and Figure 9.




Figure 8. Common-Mode Transient Immunity Waveforms, Input to Output




Figure 9. Common-Mode Transient Immunity Waveforms Between Outputs

The transient of the linear component is given by

$$dV_{CM}/dt = \Delta V / \Delta t$$

The ability of the ADuM1420 to operate correctly in the presence of linear transients is characterized by the data in Figure 10. The data is based on design simulation and is the maximum linear transient magnitude that the ADuM1420 can tolerate without an operational error. This data shows a higher level of robustness than what is shown in Table 5 because the transient immunity values obtained in Table 5 use measured data and apply allowances for measurement error and margin.




Figure 10. Transient Immunity (Linear Transients) vs. Temperature

The sinusoidal component (at a given frequency) is given by

$$V_{CM, sinusoidal} = V_0 \sin(2\pi ft)$$

where:

$V_0$  is the magnitude of the sinusoidal.

$f$  is the frequency of the sinusoidal.

The transient magnitude of the sinusoidal component is given by

$$dV_{CM}/dt = 2\pi f V_0$$

The ability of the ADuM1420 to operate correctly in the presence of sinusoidal transients is characterized by the data in Figure 11 and Figure 12. The data is based on design simulation and is the maximum sinusoidal transient magnitude ( $2\pi f V_0$ ) that the ADuM1420 can tolerate without an operational error. Values for immunity against sinusoidal transients are not included in Table 5 because measurements to obtain such values have not been possible.




Figure 11. Transient Immunity (Sinusoidal Transients), 27°C Ambient Temperature




Figure 12. Transient Immunity (Sinusoidal Transients), 100°C Ambient Temperature

POWER-UP/POWER-DOWN CONSIDERATIONS

Given that the ADuM1420 has separate supplies on either side of the isolation barrier for each channel, the power-up/power-down characteristics relative to each supply voltage need to be considered individually.

As shown in Table 7, when  $V_{DD1}$  input power is off, the ADuM1420 outputs take on a default low logic state. As the  $V_{DD1}$  supply is increased/decreased, the output of each channel transitions from/to a logic low to/from the state matching its respective input (see Figure 13 and Figure 14).




Figure 13.  $V_{DD1}$  Power-Up/Power-Down Characteristics, Input Data = High





Figure 14.  $V_{DD1}$  Power-Up/Power-Down Characteristics, Input Data = Low

When  $V_{DD1}$  crosses the threshold for activating the refresh function (approximately 2.5 V), there can be a delay of up to 2  $\mu$ s before the output is updated to the correct state, depending on the timing of the next refresh pulse. When  $V_{DD1}$  is reduced from an on state to below the 2.0 V threshold, there can be a delay of up to 5  $\mu$ s before the output takes on its default low state.

In addition, during power-up/power-down, there is a range of  $V_{DD1}$  values within which erroneous outputs can occur if the input data either is a logic high or is in transition between logic states. This range is between 2.5 V and 2.7 V. The recommended practice is to set all the input logic levels to low during power-up/power-down.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AE  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 15. 28-Lead Standard Small Outline Package [SOIC\_W]  
Wide Body  
(RW-28)

Dimensions shown in millimeters and (inches)

060706-A

## ORDERING GUIDE

Model	No. of Channels	Output Peak Current (A)	Output Voltage (V)	Temperature Range	Package Description	Package Option
ADuM1420BRWZ <sup>1</sup>	4	0.1	15	−40°C to +105°C	28-Lead SOIC_W	RW-28
ADuM1420BRWZ-RL <sup>1</sup>	4	0.1	15	−40°C to +105°C	28-Lead SOIC_W, 13-Inch Tape and Reel Option (1,000 Units)	RW-28

<sup>1</sup> Z = RoHS Compliant Part.

## NOTES