- **High Output Drive . . . >300 mA**
- **Rail-To-Rail Output**
- **Unity-Gain Bandwidth . . . 2.7 MHz**
- **Slew Rate . . . 1.5 V/μs**
- **Supply Current . . . 700 μA/Per Channel**
- **Supply Voltage Range . . . 2.5 V to 6 V**
- **Specified Temperature Range:**
  - **T_A = 0°C to 70°C . . . Commercial Grade**
  - **T_A = −40°C to 125°C . . . Industrial Grade**
- **Universal OpAmp EVM**

Operational Amplifier

TLV4112
D, DGN, OR P PACKAGE
(TOP VIEW)

1OUT	1 ⃝ 8	V_{DD}
1IN−	2 7	2OUT
1IN+	3 6	2IN−
GND	4 5	2IN+

description

The TLV411x single supply operational amplifiers provide output currents in excess of 300 mA at 5 V. This enables standard pin-out amplifiers to be used as high current buffers or in coil driver applications. The TLV4110 and TLV4113 come with a shutdown feature.

The TLV411x is available in the ultra small MSOP PowerPAD™ package, which offers the exceptional thermal impedance required for amplifiers delivering high current levels.

All TLV411x devices are offered in PDIP, SOIC (single and dual) and MSOP PowerPAD (dual).

FAMILY PACKAGE TABLE

DEVICE	NUMBER OF CHANNELS	PACKAGE TYPES			SHUTDOWN	UNIVERSAL EVM BOARD
		MSOP	PDIP	SOIC		
TLV4110	1	8	8	8	Yes	Refer to the EVM Selection Guide (Lit# SLOU060)
TLV4111	1	8	8	8	—	
TLV4112	2	8	8	8	—	
TLV4113	2	10	14	14	Yes	

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

TEXAS INSTRUMENTS

TLV4110, TLV4111, TLV4112, TLV4113
# FAMILY OF HIGH OUTPUT DRIVE OPERATIONAL
AMPLIFIERS WITH SHUTDOWN

TLV4110 AND TLV4111 AVAILABLE OPTIONS

T_A	PACKAGED DEVICES			
	SMALL OUTLINE (D)†‡	MSOP		PLASTIC DIP (P)
		SMALL OUTLINE (DGN)†	SYMBOL	
0°C to 70°C	TLV4110CD	TLV4110CDGN	xxTIAHL	TLV4110CP
	TLV4111CD	TLV4111CDGN	xxTIAHN	TLV4111CP
−40°C to 125°C	TLV4110ID	TLV4110IDGN	xxTIAHM	TLV4110IP
	TLV4111ID	TLV4111IDGN	xxTIAHO	TLV4111IP

† This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV4110CDR).

‡ In the SOIC package, the maximum RMS output power is thermally limited to 350 mW; 700 mW peaks can be driven, as long as the RMS value is less than 350 mW.

TLV4112 AND TLV4113 AVAILABLE OPTIONS

T_A	PACKAGED DEVICES					
	SMALL OUTLINE (D)†‡	MSOP				PLASTIC DIP (P)
		SMALL OUTLINE (DGN)†	SYMBOL	SMALL OUTLINE (DGQ)†	SYMBOL	
0°C to 70°C	TLV4112CD	TLV4112DGN	xxTIAHP	—	—	TLV4112CP
	TLV4113CD	—	—	TLV4113CDGQ	xxTIAHR	TLV4113CN
−40°C to 125°C	TLV4112ID	TLV4112IDGN	xxTIAHQ	—	—	TLV4112IP
	TLV4113ID	—	—	TLV4113IDGQ	xxTIAHS	TLV4113IN

† This package is available taped and reeled. To order this packaging option, add an R suffix to the part number (e.g., TLV4112CDR).

‡ In the SOIC package, the maximum RMS output power is thermally limited to 350 mW; 700 mW peaks can be driven, as long as the RMS value is less than 350 mW.

TLV411x PACKAGE PIN OUTS

TLV4110
D, DGN OR P PACKAGE
(TOP VIEW)

```
       NC   1      8   SHDN
       IN−  2      7   V_DD
       IN+  3      6   OUT
       GND  4      5   NC
```

TLV4111
D, DGN OR P PACKAGE
(TOP VIEW)

```
       NC   1      8   NC
       IN−  2      7   V_DD
       IN+  3      6   OUT
       GND  4      5   NC
```

TLV4112
D, DGN, OR P PACKAGE
(TOP VIEW)

```
      1OUT  1      8   V_DD
      1IN−  2      7   2OUT
      1IN+  3      6   2IN−
       GND  4      5   2IN+
```

TLV4113
DGQ PACKAGE
(TOP VIEW)

```
      1OUT  1     10   V_DD+
      1IN−  2      9   2OUT
      1IN+  3      8   2IN−
       GND  4      7   2IN+
     1SHDN  5      6   2SHDN
```

TLV4113
D OR N PACKAGE
(TOP VIEW)

```
      1OUT  1     14   V_DD
      1IN−  2     13   2OUT
      1IN+  3     12   2IN−
       GND  4     11   2IN+
        NC  5     10   NC
     1SHDN  6      9   2SHDN
        NC  7      8   NC
```

NC – No internal connection

![Texas Instruments logo]

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{DD} (see Note 1)	7 V
Differential input voltage, V_{ID}	$\pm V_{DD}$
Input voltage range, V_I	$\pm V_{DD}$
Output current, I_O (see Note 2)	800 mA
Continuous /RMS output current, I_O (each output of amplifier): $T_J \leq 105°C$	350 mA
$T_J \leq 150°C$	110 mA
Peak output current, I_O (each output of amplifier: $T_J \leq 105°C$	500 mA
$T_J \leq 150°C$	155 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T_A: C suffix	0°C to 70°C
I suffix	−40°C to 125°C
Maximum junction temperature, T_J	150°C
Storage temperature range, T_{stg}	−65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential voltages, are with respect to GND.
2. To prevent permanent damage the die temperature must not exceed the maximum junction temperature.

DISSIPATION RATING TABLE

PACKAGE	θ_{JC} (°C/W)	θ_{JA} (°C/W)	$T_A \leq 25°C$ POWER RATING	$T_A = 125°C$ POWER RATING
D (8)	38.3	176	710 mW	142 mW
D (14)	26.9	122.3	1022 mW	204.4 mW
DGN (8)‡	4.7	52.7	2.37 W	474.4 mW
DGQ (10)‡	4.7	52.3	2.39 W	478 mW
P (8)	41	104	1200 mW	240.4 mW
N (14)	32	78	1600 mW	320.5 mW

‡ See The Texas Instruments document, *PowerPAD Thermally Enhanced Package Application Report* (literature number SLMA002), for more information on the PowerPAD package. The thermal data was measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD* on page 33 of the before mentioned document.

recommended operating conditions

			MIN	MAX	UNIT
Supply voltage, V_{DD}			2.5	6	V
Common-mode input voltage range, V_{ICR}			0	V_{DD}−1.5	V
Operating free-air temperature, T_A	C-suffix		0	70	°C
	I-suffix		−40	125	
Shutdown turn-on/off voltage level§	V(on)	V_{DD} = 3 V	2.1		V
		V_{DD} = 5 V	3.8		
	V(off)	V_{DD} = 3 V		0.9	
		V_{DD} = 5 V		1.65	

§ Relative to GND

electrical characteristics at recommend operating conditions, V_{DD} = 3 V and 5 V (unless otherwise noted)

dc performance

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNITS
V_{IO}	Input offset voltage	V_{IC} = V_{DD}/2, R_L = 100 Ω,	V_O = V_{DD}/2 , R_S = 50 Ω	25°C		175	3500	μV
				Full range			4000	
αVIO	Offset voltage draft			25°C		3		μV/°C
CMRR	Common-mode rejection ratio	V_{DD} = 3 V, R_S = 50 Ω	V_{IC} = 0 to 2 V,	25°C		63		dB
		V_{DD} = 5 V, R_S = 50 Ω	V_{IC} = 0 to 4 V,	25°C		68		
A_{VD}	Large-signal differential voltage amplification	V_{DD} = 3 V, $V_{O(PP)}$=0 to 1V	R_L=100 Ω	25°C	78	84		dB
				Full range	67			
			R_L=10 kΩ	25°C	85	100		
				Full range	75			
		V_{DD} = 5 V, $V_{O(PP)}$=0 to 3V	R_L=100 Ω	25°C	88	94		
				Full range	75			
			R_L=10 kΩ	25°C	90	110		
				Full range	85			

† Full range is 0°C to 70°C for C suffix and −40°C to 125°C for I suffix. If not specified, full range is −40°C to 125°C.

input characteristics

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNITS
I_{IO}	Input offset current	V_{IC} = V_{DD}/2		25°C		0.3	25	pA
			TLV411xC	Full range			50	
			TLV411xI				250	
I_{IB}	Input bias current	V_O = V_{DD}/2, R_S = 50 Ω		25°C		0.3	50	
			TLV411xC	Full range			100	
			TLV411xI				500	
$r_{i(d)}$	Differential input resistance			25°C		1000		GΩ
C_{IC}	Common-mode input capacitance	f = 100 Hz		25°C		5		pF

† Full range is 0°C to 70°C for C suffix and −40°C to 125°C for I suffix. If not specified, full range is −40°C to 125°C.

electrical characteristics at specified free-air temperature, V_{DD} = 3 V and 5 V (unless otherwise noted) (continued)

output characteristics

PARAMETER		TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNITS
V_{OH}	High-level output voltage	V_{DD} = 3 V, V_{IC} = V_{DD}/2	I_{OH} = −10 mA	25°C	2.7	2.97		V
				Full range	2.7			
			I_{OH} =−100 mA	25°C	2.6	2.73		
				Full range	2.6			
		V_{DD} = 5 V, V_{IC} = V_{DD}/2	I_{OH} = −10 mA	25°C	4.7	4.96		V
				Full range	4.7			
			I_{OH} = −100 mA	25°C	4.6	4.76		
				Full range	4.6			
			I_{OH} = −200 mA	25°C	4.45	4.6		
				−40°C to 85°C	4.35			
V_{OL}	Low-level output voltage	V_{DD} = 3 V and 5 V, V_{IC} = V_{DD}/2	I_{OL} = 10 mA	25°C		0.03	0.1	V
				Full range			0.1	
			I_{OL} = 100 mA	25°C		0.33	0.4	
				Full range			0.55	
		V_{DD} = 5 V, V_{IC} = V_{DD}/2	I_{OL} = 200 mA	25°C		0.38	0.6	
				−40°C to 85°C			0.7	
I_O	Output current‡	Measured at 0.5 V from rail	V_{DD} = 3 V	25°C		±220		mA
			V_{DD} = 5 V			±320		
I_{OS}	Short-circuit output current‡	Sourcing		25°C		800		mA
		Sinking				800		

† Full range is 0°C to 70°C for C suffix and −40°C to 125°C for I suffix. If not specified, full range is −40°C to 125°C.
‡ When driving output currents in excess of 200 mA, the MSOP PowerPAD package is required for thermal dissipation.

power supply

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNITS
I_{DD}	Supply current (per channel)	V_O = V_{DD}/2	25°C		700	1000	μA
			Full range			1500	
PSRR	Power supply rejection ratio (ΔV_{DD} / ΔV_{IO})	V_{DD} =2.7 to 3.3 V, No load, V_{IC} = V_{DD}/2 V	25°C	70	82		dB
			Full range	65			
		V_{DD} =4.5 to 5.5 V, No load, V_{IC} = V_{DD}/2 V	25°C	70	79		
			Full range	65			

† Full range is 0°C to 70°C for C suffix and −40°C to 125°C for I suffix. If not specified, full range is −40°C to 125°C.

TEXAS
INSTRUMENTS
POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

electrical characteristics at specified free-air temperature, V_{DD} = 3 V and 5 V (unless otherwise noted) (continued)

dynamic performance

	PARAMETER	TEST CONDITIONS		T_A†	MIN	TYP	MAX	UNITS
GBWP	Gain bandwidth product	R_L=100 Ω	C_L=10 pF	25°C		2.7		MHz
SR	Slew rate at unity gain	$V_{O(pp)}$ = 2 V, R_L = 100 Ω, C_L = 10 pF	V_{DD} = 3 V	25°C	0.8	1.57		V/μs
				Full range	0.55			
			V_{DD} = 5 V	25°C	1	1.57		
				Full range	0.7			
ϕM	Phase margin	R_L = 100 Ω,	C_L = 10 pF	25°C		66		
	Gain margin					16		dB
t_S	Settling time	$V_{(STEP)pp}$ = 1 V, A_V = −1, C_L = 10 pF, R_L = 100 Ω	0.1%	25°C		0.7		μs
			0.01%			1.3		

† Full range is 0°C to 70°C for C suffix and −40°C to 125°C for I suffix. If not specified, full range is −40°C to 125°C.

noise/distortion performance

	PARAMETER	TEST CONDITIONS		T_A	MIN	TYP	MAX	UNITS
THD+N	Total harmonic distortion plus noise	$V_{O(pp)}$ = V_{DD}/2 V, R_L = 100 Ω, f = 100 Hz	A_V = 1	25°C		0.025		
			A_V = 10			0.035		
			A_V = 100			0.15		
V_n	Equivalent input noise voltage	f = 100 Hz				55		nV/√Hz
		f = 10 kHz				10		
I_n	Equivalent input noise current	f = 1 kHz				0.31		fA/√Hz

shutdown characteristics

	PARAMETER	TEST CONDITIONS	T_A†	MIN	TYP	MAX	UNITS
$I_{DD(SHDN)}$	Supply current in shutdown mode (per channel) (TLV4110, TLV4113)	$\overline{SHDN}$ = 0 V	25°C		3.4	10	μA
			Full range			15	
$t_{(ON)}$	Amplifier turn-on time‡	R_L = 100 Ω	25°C		1		μs
$t_{(Off)}$	Amplifier turn-off time‡				3.3		

† Full range is 0°C to 70°C for C suffix and −40°C to 125°C for I suffix. If not specified, full range is −40°C to 125°C.
‡ Disable time and enable time are defined as the interval between application of the logic signal to $\overline{SHDN}$ and the point at which the supply current has reached half its final value.

TEXAS
INSTRUMENTS

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V_{IO}	Input offset voltage	vs Common-mode input voltage	1, 2
CMRR	Common-mode rejection ratio	vs Frequency	3
V_{OH}	High-level output voltage	vs High-level output current	4, 6
V_{OL}	Low-level output voltage	vs Low-level output current	5, 7
Z_o	Output impedance	vs Frequency	8
I_{DD}	Supply current	vs Supply voltage	9
k_{SVR}	Power supply voltage rejection ratio	vs Frequency	10
A_{VD}	Differential voltage amplification and phase	vs Frequency	11
	Gain-bandwidth product	vs Supply voltage	12
SR	Slew rate	vs Supply voltage	13
		vs Temperature	14
	Total harmonic distortion+noise	vs Frequency	15
V_n	Equivalent input voltage noise	vs Frequency	16
	Phase margin	vs Capacitive load	17
	Voltage-follower signal pulse response		18, 19
	Inverting large-signal pulse response		20, 21
	Small-signal inverting pulse response		22
	Crosstalk	vs Frequency	23
	Shutdown forward and reverse isolation		24
	Shutdown supply current	vs Free-air temperature	25
	Shutdown supply current/output voltage		26

TEXAS
INSTRUMENTS

TYPICAL CHARACTERISTICS

INPUT OFFSET VOLTAGE
**vs**
COMMON-MODE INPUT VOLTAGE

Figure 1

INPUT OFFSET VOLTAGE
vs
COMMON-MODE INPUT VOLTAGE

Figure 2

COMMON-MODE REJECTION RATIO
vs
FREQUENCY

Figure 3

HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT

Figure 4

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT

Figure 5

**HIGH-LEVEL OUTPUT VOLTAGE**
vs
HIGH-LEVEL OUTPUT CURRENT

Figure 6

LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT

Figure 7

OUTPUT IMPEDANCE
vs
FREQUENCY

Figure 8

SUPPLY CURRENT
vs
SUPPLY VOLTAGE

Figure 9

TYPICAL CHARACTERISTICS

POWER SUPPLY REJECTION RATIO
vs
FREQUENCY

V_{DD} = 3 & 5 V
R_F = 1 kΩ
R_I = 100 Ω
V_{IN} = 0 V
T_A = 25°C

Figure 10

DIFFERENTIAL VOLTAGE
AMPLIFICATION AND PHASE
vs
FREQUENCY

PHASE
GAIN
V_{DD} = 3 & 5 V
R_L = 100 kΩ
C_L = 10 pF
T_A = 25°C

Figure 11

GAIN-BANDWIDTH PRODUCT
vs
SUPPLY VOLTAGE

T_A = 25°C
R_L = 100 Ω
C_L = 10 pF
f = 1 kHz
A_V = open loop

Figure 12

SLEW RATE
vs
SUPPLY VOLTAGE

A_V = 1
R_L = 100 Ω
C_L = 10 pF
SR+
SR−

Figure 13

SLEW RATE
vs
TEMPERATURE

V_{DD} = 3 & 5 V
A_V = 1
R_L = 100 Ω
C_L = 10 pF
SR+
SR−

Figure 14

TOTAL HARMONIC DISTORTION+NOISE
vs
FREQUENCY

V_{DD} = 5 V
R_L = 100 Ω
$V_{O(PP)}$ = V_{DD}/2
A_V = 1, 10, & 100
A = 100
A = 10
A = 1

Figure 15

EQUIVALENT INPUT VOLTAGE NOISE
vs
FREQUENCY

V_{DD} = 5 V
V_{DD} = 3 V

Figure 16

PHASE MARGIN
vs
CAPACITIVE LOAD

V_{DD} = 3 & 5 V
T_A = 25°C
R_L = 100
R_L = 600
R_{NULL} = 20
R_{NULL} = 20
R_{NULL} = 0
R_{NULL} = 0

Figure 17

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

9

TYPICAL CHARACTERISTICS

**VOLTAGE-FOLLOWER
LARGE-SIGNAL PULSE RESPONSE**

Figure 18

**VOLTAGE-FOLLOWER
SMALL-SIGNAL PULSE RESPONSE**

Figure 19

**INVERTING LARGE-SIGNAL
PULSE RESPONSE**

Figure 20

**INVERTING LARGE-SIGNAL
PULSE RESPONSE**

Figure 21

**SMALL-SIGNAL INVERTING
PULSE RESPONSE**

Figure 22

**CROSSTALK
vs
FREQUENCY**

Figure 23

**SHUTDOWN FORWARD AND
REVERSE ISOLATION**

Figure 24

**SHUTDOWN SUPPLY CURRENT
vs
FREE-AIR TEMPERATURE**

Figure 25

TYPICAL CHARACTERISTICS

SHUTDOWN SUPPLY CURRENT / OUTPUT VOLTAGE

Figure 26

APPLICATION INFORMATION

shutdown function

Two members of the TLV411x family (TLV4110/3) have a shutdown terminal for conserving battery life in portable applications. When the shutdown terminal is tied low, the supply current is reduced to just nano amps per channel, the amplifier is disabled, and the outputs are placed in a high impedance mode. In order to save power in shutdown mode, an external pullup resistor is required, therefore, to enable the amplifier the shutdown terminal must be pulled high. When the shutdown terminal is left floating, care should be taken to ensure that parasitic leakage current at the shutdown terminal does not inadvertently place the operational amplifier into shutdown.

driving a capacitive load

When the amplifier is configured in this manner, capacitive loading directly on the output will decrease the device's phase margin leading to high frequency ringing or oscillations. Therefore, for capacitive loads of greater than 1 nF, it is recommended that a resistor be placed in series (R_{NULL}) with the output of the amplifier, as shown in Figure 27. A maximum value of 20 Ω should work well for most applications.

Figure 27. Driving a Capacitive Load

offset voltage

The output offset voltage, (V_{OO}) is the sum of the input offset voltage (V_{IO}) and both input bias currents (I_{IB}) times the corresponding gains. The following schematic and formula can be used to calculate the output offset voltage:

$$V_{OO} = V_{IO}\left(1 + \left(\frac{R_F}{R_G}\right)\right) \pm I_{IB+}\, R_S\left(1 + \left(\frac{R_F}{R_G}\right)\right) \pm I_{IB-}\, R_F$$

Figure 28. Output Offset Voltage Model

![Texas Instruments logo]

APPLICATION INFORMATION

Figure 29

general power design considerations

When driving heavy loads at high junction temperatures there is an increased probability of electromigration affecting the long term reliability of ICs. Therefore for this not to be an issue either:

● The output current must be limited (at these high junction temperatures).

  or

● The junction temperature must be limited.

The maximum continuous output current at a die temperature 150°C will be 1/3 of the current at 105°C.

The junction temperature will be dependent on the ambient temperature around the IC, thermal impedance from the die to the ambient and power dissipated within the IC.

$$T_J = T_A + \theta_{JA} \times P_{DIS}$$

Where:
P_{DIS} is the IC power dissipation and is equal to the output current multiplied by the voltage dropped across the output of the IC.
θ_{JA} is the thermal impedance between the junction and the ambient temperature of the IC.
T_J is the junction temperature.
T_A is the ambient temperature.

Reducing one or more of these factors results in a reduced die temperature. The 8-pin SOIC (small outline integrated circuit) has a thermal impedance from junction to ambient of 176°C/W. For this reason it is recommended that the maximum power dissipation of the 8-pin SOIC package be limited to 350 mW, with peak dissipation of 700 mW as long as the RMS value is less than 350 mW.

The use of the MSOP PowerPAD™ dramatically reduces the thermal impedance from junction to case. And with correct mounting, the reduced thermal impedance greatly increases the IC's permissible power dissipation and output current handling capability. For example, the power dissipation of the PowerPAD™ is increased to above 1 W. Sinusoidal and pulse-width modulated output signals also increase the output current capability. The equivalent dc current is proportional to the square-root of the duty cycle:

$$I_{DC(EQ)} = I_{Cont} \times \sqrt{(\text{duty cycle})}$$

CURRENT DUTY CYCLE AT PEAK RATED CURRENT	EQUIVALENT DC CURRENT AS A PERCENTAGE OF PEAK
100	100
70	84
50	71

Note that with an operational amplifier, a duty cycle of 70% would often result in the op amp sourcing current 70% of the time and sinking current 30%, therefore, the equivalent dc current would still be 0.84 times the continuous current rating at a particular junction temperature.

APPLICATION INFORMATION

general PowerPAD design considerations

The TLV411x is available in a thermally-enhanced PowerPAD family of packages. These packages are constructed using a downset leadframe upon which the die is mounted [see Figure 30(a) and Figure 30(b)]. This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package [see Figure 30(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad must be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

Soldering the PowerPAD to the PCB is always recommended, even with applications that have low-power dissipation. This provides the necessary thermal and mechanical connection between the lead frame die pad and the PCB.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of surface mount with mechanical methods of heatsinking.

Side View (a)

End View (b)

Bottom View (c)

Thermal Pad

NOTE A: The thermal pad is electrically isolated from all terminals in the package.

Figure 30. Views of Thermally-Enhanced DGN Package

TEXAS
INSTRUMENTS

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

APPLICATION INFORMATION

Although there are many ways to properly heatsink the PowerPAD package, the following steps illustrate the recommended approach.

general PowerPAD design considerations (continued)

1. The thermal pad must be connected to the most negative supply voltage on the device, GND.

2. Prepare the PCB with a top side etch pattern as illustrated in the thermal land pattern mechanical drawings at the end of this document. There should be etch for the leads as well as etch for the thermal pad.

3. Place five holes in the area of the thermal pad. These holes should be 13 mils in diameter. Keep them small so that solder wicking through the holes is not a problem during reflow.

4. Additional vias may be placed anywhere along the thermal plane outside of the thermal pad area. This helps dissipate the heat generated by the TLV411x IC. These additional vias may be larger than the 13-mil diameter vias directly under the thermal pad. They can be larger because they are not in the thermal pad area to be soldered so that wicking is not a problem.

5. Connect all holes to the internal ground plane that is at the same voltage potential as the device GND pin.

6. When connecting these holes to the ground plane, do not use the typical web or spoke via connection methodology. Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This makes the soldering of vias that have plane connections easier. In this application, however, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the TLV411x PowerPAD package should make their connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.

7. The top-side solder mask should leave the terminals of the package and the thermal pad area with its five holes exposed. The bottom-side solder mask should cover the five holes of the thermal pad area. This prevents solder from being pulled away from the thermal pad area during the reflow process.

8. Apply solder paste to the exposed thermal pad area and all of the IC terminals.

9. With these preparatory steps in place, the TLV411x IC is simply placed in position and run through the solder reflow operation as any standard surface-mount component. This results in a part that is properly installed.

For a given θ_{JA}, the maximum power dissipation is shown in Figure 31 and is calculated by the following formula:

$$P_D = \left(\frac{T_{MAX} - T_A}{\theta_{JA}} \right)$$

Where:

P_D = Maximum power dissipation of TLV411x IC (watts)
T_{MAX} = Absolute maximum junction temperature (150°C)
T_A = Free-ambient air temperature (°C)
θ_{JA} = $\theta_{JC} + \theta_{CA}$
    θ_{JC} = Thermal coefficient from junction to case
    θ_{CA} = Thermal coefficient from case to ambient air (°C/W)

APPLICATION INFORMATION

general PowerPAD design considerations (continued)

MAXIMUM POWER DISSIPATION
vs
FREE-AIR TEMPERATURE

NOTE A: Results are with no air flow and using JEDEC Standard Low-K test PCB.

Figure 31. Maximum Power Dissipation vs Free-Air Temperature

The next consideration is the package constraints. The two sources of heat within an amplifier are quiescent power and output power. The designer should never forget about the quiescent heat generated within the device, especially multi-amplifier devices. Because these devices have linear output stages (Class A-B), most of the heat dissipation is at low output voltages with high output currents.

The other key factor when dealing with power dissipation is how the devices are mounted on the PCB. The PowerPAD devices are extremely useful for heat dissipation. But, the device should always be soldered to a copper plane to fully use the heat dissipation properties of the PowerPAD. The SOIC package, on the other hand, is highly dependent on how it is mounted on the PCB. As more trace and copper area is placed around the device, θ_{JA} decreases and the heat dissipation capability increases. The currents and voltages shown in these graphs are for the total package. For the dual amplifier packages, the sum of the RMS output currents and voltages should be used to choose the proper package.

APPLICATION INFORMATION

macromodel information

Macromodel information provided was derived using Microsim *Parts*™, the model generation software used with Microsim *PSpice*™. The Boyle macromodel (see Note 3) and subcircuit in Figure 33 are generated using the TLV411x typical electrical and operating characteristics at $T_A = 25°C$. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 3: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers," *IEEE Journal of Solid-State Circuits,* SC-9, 353 (1974).


```
* TLV4112_5V operational amplifier "macromodel" subcircuit
* updated using Model Editor release 9.1 on 01/18/00 at 15:50
Model Editor is an OrCAD product.
*
* connections:   non–inverting input
*                | inverting input
*                | | positive power supply
*                | | | negative power supply
*                | | | | output
*                | | | | |
.subckt TLV4112_5V    1 2 3 4 5
*
      c1      11   12   2.2439E–12
      c2      6    7    10.000E–12
      css     10   99   454.55E–15
      dc      5    53   dy
      de      54   5    dy
      dlp     90   91   dx
      dln     92   90   dx
      dp      4    3    dx
      egnd    99   0    poly(2) (3,0) (4,0) 0 .5 .5
      fb      7    99   poly(5) vb vc ve vlp vln 0
      + 33.395E6 –1E3 1E3 33E6 –33E6
      ga      6    0    11   12  168.39E–6
      gcm     0    6    10   99  168.39E–12
```

```
      iss     10   4    dc        13.800E–6
      hlim    90   0    vlim 1K
      ioff    0    6    dc        75E–9
      j1      11   2    10 jx1
      J2      12   1    10 jx2
      r2      6    9    100.00E3
      rd1     3    11   5.9386E3
      rd2     3    12   5.9386E3
      ro1     8    5    10
      ro2     7    99   10
      rp      3    4    3.3333E3
      rss     10   99   14.493E6
      vb      9    0    dc 0
      vc      3    53   dc .86795
      ve      54   4    dc .86795
      vlim    7    8    dc 0
      vlp     91   0    dc 300
      vln     0    92   dc 300
      .model  dx   D(Is=800.00E–18)
      .model  dy   D(Is=800.00E–18 Rs=1m Cjo=10p)
      .model  jx1  NJF(Is=150.00E–12 Beta=2.0547E–3 +Vto=–1)
      .model  jx2  NJF(Is=150.00E–12 Beta=2.0547E–3 + Vto=–1)
      .ends
*$
```

Figure 32. Boyle Macromodel and Subcircuit

PSpice and *Parts* are trademarks of MicroSim Corporation.

TEXAS
INSTRUMENTS

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV4110ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4110I	Samples
TLV4110IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4110I	Samples
TLV4110IDGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHM	Samples
TLV4110IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4110I	Samples
TLV4110IP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV4110I	Samples
TLV4110IPE4	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV4110I	Samples
TLV4111CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4111C	Samples
TLV4111CDGN	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AHN	Samples
TLV4111ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4111I	Samples
TLV4111IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4111I	Samples
TLV4111IDGN	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHO	Samples
TLV4111IDGNG4	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHO	Samples
TLV4111IDGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHO	Samples
TLV4111IDGNRG4	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHO	Samples
TLV4111IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4111I	Samples
TLV4112CD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	4112C	Samples
TLV4112CDGN	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU | CU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AHP	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV4112CDGNG4	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AHP	Samples
TLV4112CP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	TLV4112C	Samples
TLV4112ID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4112I	Samples
TLV4112IDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4112I	Samples
TLV4112IDGN	ACTIVE	MSOP-PowerPAD	DGN	8	80	Green (RoHS & no Sb/Br)	CU NIPDAU | CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AHQ	Samples
TLV4112IDGNR	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU | CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	AHQ	Samples
TLV4112IDGNRG4	ACTIVE	MSOP-PowerPAD	DGN	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHQ	Samples
TLV4112IDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4112I	Samples
TLV4112IP	ACTIVE	PDIP	P	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV4112I	Samples
TLV4113CDGQR	ACTIVE	MSOP-PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU | CU NIPDAUAG	Level-1-260C-UNLIM	0 to 70	AHR	Samples
TLV4113CDGQRG4	ACTIVE	MSOP-PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	AHR	Samples
TLV4113ID	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4113I	Samples
TLV4113IDG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	4113I	Samples
TLV4113IDGQ	ACTIVE	MSOP-PowerPAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU | Call TI	Level-1-260C-UNLIM	-40 to 125	AHS	Samples
TLV4113IDGQG4	ACTIVE	MSOP-PowerPAD	DGQ	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHS	Samples
TLV4113IDGQR	ACTIVE	MSOP-PowerPAD	DGQ	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU | Call TI	Level-1-260C-UNLIM	-40 to 125	AHS	Samples
TLV4113IN	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 125	TLV4113I	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

[4] There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

[5] Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

[6] Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV4113 :

● Enhanced Product: TLV4113-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

Cavity

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV4110IDGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4110IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4111IDGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4111IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4112IDGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4112IDGNR	MSOP-Power PAD	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4112IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV4113CDGQR	MSOP-Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV4113IDGQR	MSOP-Power PAD	DGQ	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV4110IDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TLV4110IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV4111IDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TLV4111IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV4112IDGNR	MSOP-PowerPAD	DGN	8	2500	358.0	335.0	35.0
TLV4112IDGNR	MSOP-PowerPAD	DGN	8	2500	364.0	364.0	27.0
TLV4112IDR	SOIC	D	8	2500	340.5	338.1	20.6
TLV4113CDGQR	MSOP-PowerPAD	DGQ	10	2500	358.0	335.0	35.0
TLV4113IDGQR	MSOP-PowerPAD	DGQ	10	2500	358.0	335.0	35.0

P (R−PDIP−T8)   PLASTIC DUAL−IN−LINE PACKAGE

$\dfrac{0.400\ (10,16)}{0.355\ (9,02)}$

8   5

$\dfrac{0.260\ (6,60)}{0.240\ (6,10)}$

1   4

$\dfrac{0.070\ (1,78)}{0.045\ (1,14)}$

$\dfrac{0.045\ (1,14)}{0.030\ (0,76)}$

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

$\dfrac{0.021\ (0,53)}{0.015\ (0,38)}$

⊕ 0.010 (0,25) Ⓜ

$\dfrac{0.325\ (8,26)}{0.300\ (7,62)}$

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92)
MAX

4040082/E   04/2010

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         C.   Falls within JEDEC MS−001 variation BA.

TEXAS
INSTRUMENTS
www.ti.com

DGQ (S−PDSO−G10)   PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL PAD

SIZE AND SHAPE
SHOWN ON
SEPARATE SHEET

Gauge Plane

0°−8°

Seating Plane

1,10 MAX

4073273/F 11/11

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Body dimensions do not include mold flash or protrusion not to exceed 0,15.
          D.   This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
                Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
                recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
          E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
          F.   Falls within JEDEC MO−187 variation BA−T.

PowerPAD is a trademark of Texas Instruments.

DGQ (S−PDSO−G10)   PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

10   6

$\dfrac{1,57}{1,32}$ Exposed Thermal Pad

1   5

$\dfrac{1,88}{1,47}$

Top View

Exposed Thermal Pad Dimensions

4206324−2/H 12/14

NOTE: A.   All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DGQ (S−PDSO−G10)   PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

8x0,5

Increasing copper area will
enhance thermal performance
(See Note D)

1,88

0,9

1,57 4,2

0,6

0,45

1,2

5x⌀0,2

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)

0,1

1,6

0,05
All Around

Pad Geometry

0,3

1,55

(See Note E)

1,57   Y

X

4,2

1,88

0,25

8x0,5

Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	2.0	1.7
0.127mm	1.88	1.57
0.152mm	1.75	1.45
0.178mm	1.65	1.35

4207733−2/F 02/15

NOTES: A. All linear dimensions are in millimeters.
   B. This drawing is subject to change without notice.
   C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
   D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
       Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
       for specific thermal information, via requirements, and recommended board layout. These documents are available at
       www.ti.com <http://www.ti.com>. Publication IPC−7351 is recommended for alternate designs.
   E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
       contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
       metal load solder paste. Refer to IPC−7525 for other stencil recommendations.
   F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

Texas
INSTRUMENTS
www.ti.com

DGN (S−PDSO−G8)   PowerPAD™ PLASTIC SMALL OUTLINE

4073271/F 05/11

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Body dimensions do not include mold flash or protrusion.
          D.   This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
               Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding
               recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
          E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
          F.   Falls within JEDEC MO−187 variation AA−T

PowerPAD is a trademark of Texas Instruments.

TEXAS
INSTRUMENTS
www.ti.com

DGN (S-PDSO-G8)   PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Exposed Thermal Pad Dimensions

4206323-2/I 12/11

NOTE: All linear dimensions are in millimeters

TEXAS
INSTRUMENTS
www.ti.com

DGN (R−PDSO−G8)   PowerPAD™ PLASTIC SMALL OUTLINE

Example Board Layout
Via pattern and copper pad size
may vary depending on layout constraints

0,65

Thermal Pad is Solder Mask Defined,
increasing copper area under mask
will enhance thermal performance
(See Note D)

1,89

0,9

1,57 4,2

0,6

0,45   1,2   5x∅0,2

Example
Non Soldermask Defined Pad

Example
Solder Mask Opening
(See Note F)

0,40

1,60

Pad Geometry

0,07
All Around

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).
Reference table below for other
solder stencil thicknesses

0,35   0,65

1,55

(See Note E)

Y 1,57 4,2
X

1,89

| Center Power Pad Solder Stencil Opening		
Stencil Thickness	X	Y
0.1mm	2.0	1.7
0.127mm	1.89	1.57
0.152mm	1.75	1.45
0.178mm	1.65	1.35

4207737−2/F   02/13

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad
            Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout. These documents are available at
            www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric
            metal load solder paste. Refer to IPC−7525 for other stencil recommendations.
        F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

0.344 (8,75)
0.337 (8,55)
△C

14   8

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)   △D

1   7

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°–8°

0.050 (1,27)
0.016 (0,40)

4040047−5/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         △C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
         △D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS−012 variation AB.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G14)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

←—12x1,27

5,40

Stencil Openings
(Note D)

←—14x0,55

14x1,50

←—12x1,27

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

←—0,60

1,55

←—0.07
All Around

Example
Solder Mask Opening
(See Note E)

4211283−3/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
C

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)
D

Pin 1
Index Area

1   4

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) M

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane

0.004 (0,10)

Seating Plane

0.010 (0,25)

0°–8°

0.050 (1,27)
0.016 (0,40)

4040047-3/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
         D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS−012 variation AA.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

6x1,27

5,40

Stencil Openings
(Note D)

8x0,55

8x1,50

6x1,27

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

0,07

All Around

Example
Solder Mask Opening
(See Note E)

4211283−2/E 08/12

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate designs.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		