



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 [www.analog.com](http://www.analog.com)  
Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications.....	3	Digital Interface.....	22
Timing Specifications.....	5	Parallel Interface.....	22
Absolute Maximum Ratings.....	7	Serial Interface .....	22
ESD Caution.....	7	Master Serial Interface.....	23
Pin Configuration and Function Descriptions.....	8	Slave Serial Interface .....	24
Definitions of Specifications .....	11	Microprocessor Interfacing.....	26
Typical Performance Characteristics .....	12	Application Hints .....	27
Circuit Information .....	16	Bipolar and Wider Input Ranges.....	27
Converter Operation.....	16	Layout .....	27
Typical Connection Diagram .....	18	Evaluating the AD7667’s Performance .....	27
Power Dissipation versus Throughput .....	20	Outline Dimensions .....	28
Conversion Control.....	21	Ordering Guide .....	28

REVISION HISTORY

Revision 0: Initial Version.

## SPECIFICATIONS

Table 2. –40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.

Parameter	Conditions	Min	Typ	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	$V_{IN} - V_{INGND}$	0		$V_{REF}$	V
Operating Input Voltage	$V_{IN}$	–0.1		+3	V
	$V_{INGND}$	–0.1		+0.5	V
Analog Input CMRR	$f_{IN} = 100$ kHz		64		dB
Input Current	1 MSPS Throughput		19		μA
Input Impedance <sup>1</sup>					
THROUGHPUT SPEED					
Complete Cycle	In Warp Mode			1	μs
Throughput Rate	In Warp Mode	1		1000	kSPS
Time between Conversions	In Warp Mode			1	ms
Complete Cycle	In Normal Mode			1.25	μs
Throughput Rate	In Normal Mode	0		800	kSPS
Complete Cycle	In Impulse Mode			1.5	μs
Throughput Rate	In Impulse Mode	0		666	kSPS
DC ACCURACY					
Integral Linearity Error		–2.0		+2.0	LSB <sup>2</sup>
No Missing Codes		16			Bits
Differential Linearity Error		–1.0		+1.5	LSB
Transition Noise			0.7		LSB
Unipolar Zero Error, $T_{MIN}$ to $T_{MAX}$ <sup>3</sup>				±25	LSB
Unipolar Zero Error Temperature Drift			±1.0		ppm/°C
Full-Scale Error, $T_{MIN}$ to $T_{MAX}$ <sup>3</sup>	REF = 2.5 V			±0.08	% of FSR
Full-Scale Error Temperature Drift			±1.0		ppm/°C
Power Supply Sensitivity	AVDD = 5 V ± 5%		±2		LSB
AC ACCURACY					
Signal-to-Noise	$f_{IN} = 20$ kHz	88	89.2		dB <sup>4</sup>
Spurious Free Dynamic Range	$f_{IN} = 20$ kHz	96	105		dB
Total Harmonic Distortion	$f_{IN} = 20$ kHz		–104	–96	dB
Signal-to-(Noise + Distortion)	$f_{IN} = 20$ kHz	88	89		dB
	–60 dB Input, $f_{IN} = 20$ kHz		30		dB
–3 dB Input Bandwidth			13		MHz
SAMPLING DYNAMICS					
Aperture Delay			2		ns
Aperture Jitter			5		ps rms
Transient Response	Full-Scale Step			250	ns
REFERENCE					
Internal Reference Voltage	$V_{REF}$ @ 25°C	2.493	2.5	2.507	V
Internal Reference Temperature Drift	–40°C to +85°C		±3	±15	ppm/°C
Output Voltage Hysteresis	–40°C to +85°C		50		ppm
Long-Term Drift			100		ppm/1000 Hours
Line Regulation	AVDD = 5 V ± 5%		±15		ppm/V
Turn-On Settling Time	$C_{REF} = 10$ μF		5		ms
Temperature Pin					
Voltage Output @ 25°C			300		mV
Temperature Sensitivity			1		mV/°C
Output Resistance			4		kΩ
External Reference Voltage Range		2.3	2.5	AVDD – 1.85	V
External Reference Current Drain	1 MSPS Throughput		242		μA

# AD7667

Parameter	Conditions	Min	Typ	Max	Unit
DIGITAL INPUTS					
Logic Levels					
$V_{IL}$		−0.3		+0.8	V
$V_{IH}$		2.0		DVDD + 0.3	V
$I_{IL}$		−1		+1	μA
$I_{IH}$		−1		+1	μA
DIGITAL OUTPUTS					
Data Format <sup>5</sup>					
Pipeline Delay <sup>6</sup>					
$V_{OL}$	$I_{SINK} = 1.6 \text{ mA}$			0.4	V
$V_{OH}$	$I_{SOURCE} = -500 \text{ μA}$	OVDD − 0.6			V
POWER SUPPLIES					
Specified Performance					
AVDD		4.75	5	5.25	V
DVDD		4.75	5	5.25	V
OVDD		2.7		5.25 <sup>7</sup>	V
Operating Current <sup>8</sup>	1 MSPS Throughput				
AVDD <sup>9</sup>	With Reference and Buffer		18.7		mA
AVDD <sup>10</sup>	Reference and Buffer Alone		3		mA
DVDD <sup>11</sup>			7.8		mA
OVDD <sup>11</sup>			200		μA
Power Dissipation without REF <sup>9, 11</sup>	666 kSPS Throughput		87	115	mW
	1 kSPS Throughput		130		μW
Power Dissipation with REF <sup>8, 9</sup>	1 MSPS Throughput		133	145	mW
TEMPERATURE RANGE <sup>12</sup>					
Specified Performance	$T_{MIN}$ to $T_{MAX}$	−40		+85	°C

<sup>1</sup>See Analog Input section.

<sup>2</sup>LSB means least significant bit. With the 0 V to 2.5 V input range, 1 LSB is 38.15 μV.

<sup>3</sup>See Definitions of Specifications section. These specifications do not include the error contribution from the external reference.

<sup>4</sup>All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified.

<sup>5</sup>Parallel or serial 16-bit.

<sup>6</sup>Conversion results are available immediately after completed conversion.

<sup>7</sup>The max should be the minimum of 5.25 V and DVDD + 0.3 V.

<sup>8</sup>In Warp mode.

<sup>9</sup>With REF, PDREF and PDBUF are LOW; without REF, PDREF and PDBUF are HIGH.

<sup>10</sup>With PDREF, PDBUF LOW and PD HIGH.

<sup>11</sup>Impulse mode. Tested in parallel reading mode

<sup>12</sup>Consult factory for extended temperature range.

## TIMING SPECIFICATIONS

Table 3. –40°C to +85°C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit
Refer to Figure 33 and Figure 34					
Convert Pulse Width	t <sub>1</sub>	10			ns
Time between Conversions (Warp Mode/Normal Mode/Impulse Mode) <sup>1</sup>	t <sub>2</sub>	1/1.25/1.5			μs
CNVST LOW to BUSY HIGH Delay	t <sub>3</sub>			35	ns
BUSY HIGH All Modes except Master Serial Read after Convert	t <sub>4</sub>			0.75/1/1.25	μs
Aperture Delay	t <sub>5</sub>		2		ns
End of Conversion to BUSY LOW Delay	t <sub>6</sub>	10			ns
Conversion Time	t <sub>7</sub>			0.75/1/1.25	μs
Acquisition Time	t <sub>8</sub>	250			ns
RESET Pulse Width	t <sub>9</sub>	10			ns
Refer to Figure 35, Figure 36, and Figure 37 (Parallel Interface Modes)					
CNVST LOW to DATA Valid Delay	t <sub>10</sub>			0.75/1/1.25	μs
DATA Valid to BUSY LOW Delay	t <sub>11</sub>	12			ns
Bus Access Request to DATA Valid	t <sub>12</sub>			45	ns
Bus Relinquish Time	t <sub>13</sub>	5		15	ns
Refer to Figure 39 and Figure 40 (Master Serial Interface Modes) <sup>2</sup>					
CS LOW to SYNC Valid Delay	t <sub>14</sub>			10	ns
CS LOW to Internal SCLK Valid Delay <sup>2</sup>	t <sub>15</sub>			10	ns
CS LOW to SDOUT Delay	t <sub>16</sub>			10	ns
CNVST LOW to SYNC Delay	t <sub>17</sub>		25/275/525		ns
SYNC Asserted to SCLK First Edge Delay	t <sub>18</sub>	3			ns
Internal SCLK Period <sup>3</sup>	t <sub>19</sub>	25		40	ns
Internal SCLK HIGH <sup>3</sup>	t <sub>20</sub>	12			ns
Internal SCLK LOW <sup>3</sup>	t <sub>21</sub>	7			ns
SDOUT Valid Setup Time <sup>3</sup>	t <sub>22</sub>	4			ns
SDOUT Valid Hold Time <sup>3</sup>	t <sub>23</sub>	2			ns
SCLK Last Edge to SYNC Delay <sup>3</sup>	t <sub>24</sub>	3			ns
CS HIGH to SYNC HI-Z	t <sub>25</sub>			10	ns
CS HIGH to Internal SCLK HI-Z	t <sub>26</sub>			10	ns
CS HIGH to SDOUT HI-Z	t <sub>27</sub>			10	ns
BUSY HIGH in Master Serial Read after Convert <sup>3</sup>	t <sub>28</sub>		See Table 4		
CNVST LOW to SYNC Asserted Delay	t <sub>29</sub>		0.75/1/1.25		μs
SYNC Deasserted to BUSY LOW Delay	t <sub>30</sub>		25		ns
Refer to Figure 41 and Figure 42 (Slave Serial Interface Modes) <sup>2</sup>					
External SCLK Setup Time	t <sub>31</sub>	5			ns
External SCLK Active Edge to SDOUT Delay	t <sub>32</sub>	3		18	ns
SDIN Setup Time	t <sub>33</sub>	5			ns
SDIN Hold Time	t <sub>34</sub>	5			ns
External SCLK Period	t <sub>35</sub>	25			ns
External SCLK HIGH	t <sub>36</sub>	10			ns
External SCLK LOW	t <sub>37</sub>	10			ns

<sup>1</sup>In Warp mode only, the time between conversions is 1ms; otherwise there is no required maximum time.

<sup>2</sup>In serial interface modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C<sub>L</sub> of 10 pF; otherwise, the load is 60 pF maximum.

<sup>3</sup>In Serial Master Read During Convert mode. See Table 4 for Serial Master Read After Convert Mode.

# AD7667

Table 4. Serial Clock Timings in Master Read after Convert

<b>DIVSCLK[1] DIVSCLK[0]</b>	<b>Symbol</b>	<b>0 0</b>	<b>0 1</b>	<b>1 0</b>	<b>1 1</b>	<b>Unit</b>
SYNC to SCLK First Edge Delay Minimum	t <sub>18</sub>	3	17	17	17	ns
Internal SCLK Period Minimum	t <sub>19</sub>	25	50	100	200	ns
Internal SCLK Period Maximum	t <sub>19</sub>	40	70	140	280	ns
Internal SCLK HIGH Minimum	t <sub>20</sub>	12	22	50	100	ns
Internal SCLK LOW Minimum	t <sub>21</sub>	7	21	49	99	ns
SDOUT Valid Setup Time Minimum	t <sub>22</sub>	4	18	18	18	ns
SDOUT Valid Hold Time Minimum	t <sub>23</sub>	2	4	30	80	ns
SCLK Last Edge to SYNC Delay Minimum	t <sub>24</sub>	3	55	130	290	ns
BUSY HIGH Width Maximum	t <sub>24</sub>	1.5	2	3	5.25	μs

## ABSOLUTE MAXIMUM RATINGS

Table 5. AD7667 Stress Ratings<sup>1</sup>

Parameter	Rating
IN <sup>2</sup> , TEMP <sup>2</sup> , REF, REFBUF <sup>3</sup> , INGND, REFGND to AGND	AVDD + 0.3 V to AGND – 0.3 V
Ground Voltage Differences AGND, DGND, OGND	±0.3 V
Supply Voltages	
AVDD, DVDD, OVDD	–0.3 V to +7 V
AVDD to DVDD, AVDD to OVDD	±7 V
DVDD to OVDD	–0.3 V to +7 V
Digital Inputs	–0.3 V to DVDD + 0.3 V
PDREF, PDBUF <sup>3</sup>	±20 mA
Internal Power Dissipation <sup>4</sup>	700 mW
Internal Power Dissipation <sup>5</sup>	2.5 W
Junction Temperature	150°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature Range (Soldering 10 sec)	300°C

<sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

<sup>2</sup> See Analog Input section.


<sup>3</sup> See the Voltage Reference Input section.

<sup>4</sup> Specification is for the device in free air:  
48-Lead LQFP;  $\theta_{JA} = 91^{\circ}\text{C/W}$ ,  $\theta_{JC} = 30^{\circ}\text{C/W}$ .

<sup>5</sup> Specification is for the device in free air:  
48-Lead LFCSP;  $\theta_{JA} = 26^{\circ}\text{C/W}$

## ESD CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



\* IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD  $C_L$  OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM.

03033-0-002

Figure 2. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK Outputs  $C_L = 10\text{ pF}$



03033-0-003

Figure 3. Voltage Reference Levels for Timing



## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. 48-Lead LQFP (ST-48) and 48-Lead LFCSP (CP-48)

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
1, 36, 41, 42	AGND	P	Analog Power Ground Pin.
2, 44	AVDD	P	Input Analog Power Pin. Nominally 5 V.
3, 40	NC		No Connect.
6	WARP	DI	Mode Selection. When this pin is HIGH and the IMPULSE pin is LOW, this input selects the fastest mode, the maximum throughput is achievable, and a minimum conversion rate must be applied in order to guarantee full specified accuracy. When LOW, full accuracy is maintained independent of the minimum conversion rate.
7	IMPULSE	DI	Mode Selection. When IMPULSE is HIGH and WARP is LOW, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate.
4	BYTESWAP	DI	Parallel Mode Selection (8-/16-bit). When LOW, the LSB is output on D[7:0] and the MSB is output on D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].
5	OB/2C	DI	Straight Binary/Binary Twos Complement. When OB/2C is HIGH, the digital output is straight binary; when LOW, the MSB is inverted, resulting in a twos complement output from its internal shift register.
8	SER/PAR	DI	Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface mode is selected and some bits of the DATA bus are used as a serial port.
9, 10	D[0:1]	DO	Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high impedance.
11, 12	D[2:3] or DIVSCLK[0:1]	DI/O	When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the parallel port data output bus. When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW (serial master read after convert), these inputs, part of the serial port, are used to slow down, if desired, the internal serial clock that clocks the data output. In other serial modes, these pins are not used.
13	D4 or EXT/INT	DI/O	When SER/PAR is LOW, this output is used as Bit 4 of the parallel port data output bus. When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing the internal data clock or an external data clock. With EXT/INT tied LOW, the internal clock is selected on the SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input.
14	D5 or INVSCLK	DI/O	When SER/PAR is LOW, this output is used as Bit 5 of the parallel port data output bus. When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC signal. It is active in both master and slave modes. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
15	D6 or INVSCLK	DI/O	When SER/PAR is LOW, this output is used as Bit 6 of the parallel port data output bus. When SER/PAR is HIGH, this input, part of the serial port, is used to invert the SCLK signal. It is active in both master and slave modes.



Pin No.	Mnemonic	Type <sup>1</sup>	Description
16	D7 or RDC/SDIN	DI/O	<p>When SER/PAR is LOW, this output is used as Bit 7 of the parallel port data output bus.</p> <p>When SER/PAR is HIGH, this input, part of the serial port, is used as either an external data input or a read mode selection input depending on the state of EXT/INT.</p> <p>When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the read sequence.</p> <p>When EXT/INT is LOW, RDC/SDIN is used to select the read mode. When RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete.</p>
17	OGND	P	Input/Output Interface Digital Power Ground.
18	OVDD	P	Input/Output Interface Digital Power. Nominally at the same supply as the host interface (5 V or 3 V).
19	DVDD	P	Digital Power. Nominally at 5 V.
20	DGND	P	Digital Power Ground.
21	D8 or SDOUT	DO	<p>When SER/PAR is LOW, this output is used as Bit 8 of the parallel port data output bus.</p> <p>When SER/PAR is HIGH, this output, part of the serial port, is used as a serial data output synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7667 provides the conversion result, MSB first, from its internal shift register. The DATA format is determined by the logic level of OB/2C. In serial mode when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. In serial mode when EXT/INT is HIGH, if INV SCLK is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge; if INV SCLK is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge.</p>
22	D9 or SCLK	DI/O	<p>When SER/PAR is LOW, this output is used as Bit 9 of the parallel port data or SCLK output bus.</p> <p>When SER/PAR is HIGH, this pin, part of the serial port, is used as a serial data clock input or output, depending upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends upon the logic state of the INV SCLK pin.</p>
23	D10 or SYNC	DO	<p>When SER/PAR is LOW, this output is used as Bit 10 of the parallel port data output bus.</p> <p>When SER/PAR is HIGH, this output, part of the serial port, is used as a digital output frame synchronization for use with the internal data clock (EXT/INT = logic LOW). When a read sequence is initiated and INV SYNC is LOW, SYNC is driven HIGH and remains HIGH while the SDOUT output is valid. When a read sequence is initiated and INV SYNC is HIGH, SYNC is driven LOW and remains LOW while the SDOUT output is valid.</p>
24	D11 or RDERROR	DO	When SER/PAR is LOW, this output is used as Bit 11 of the parallel port data output bus. When SER/PAR and EXT/INT are HIGH, this output, part of the serial port, is used as an incomplete read error flag. In slave mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed HIGH.
25–28	D[12:15]	DO	Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the state of SER/PAR.
29	BUSY	DO	Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be used as a data ready clock signal.
30	DGND	P	Must Be Tied to Digital Ground.
31	RD	DI	Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled.
32	CS	DI	Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. CS is also used to gate the external clock.
33	RESET	DI	Reset Input. When set to a logic HIGH, this pin resets the AD7667 and the current conversion, if any, is aborted. If not used, this pin could be tied to DGND.
34	PD	DI	Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed.
35	CONVST	DI	Start Conversion. If CONVST is HIGH when the acquisition phase (t <sub>a</sub> ) is complete, the next falling edge on CONVST puts the internal sample/hold into the hold state and initiates a conversion. The mode is most appropriate if low sampling jitter is desired. If CONVST is LOW when the acquisition phase (t <sub>a</sub> ) is complete, the internal sample/hold is put into the hold state and a conversion is immediately started.
37	REF	AI/O	Reference Input Voltage. On-chip reference output voltage.
38	REFGND	AI	Reference Input Analog Ground.
39	INGND	AI	Analog Input Ground.
43	IN	AI	Primary Analog Input with a Range of 0 V to 2.5 V.

## AD7667

Pin No.	Mnemonic	Type <sup>1</sup>	Description
45	TEMP	AO	Temperature Sensor Voltage Output.
46	REFBUFIN	AI/O	Reference Input Voltage. The reference output and the reference buffer input.
47	PDREF	DI	This pin allows the choice of internal or external voltage references. When LOW, the on-chip reference is turned on. When HIGH, the internal reference is switched off and an external reference must be used.
48	PDBUF	DI	This pin allows the choice of buffering an internal or external reference with the internal buffer. When LOW, the buffer is selected. When HIGH, the buffer is switched off.

<sup>1</sup>AI = Analog Input; AI/O = Bidirectional Analog; AO = Analog Output; DI = Digital Input; DI/O = Bidirectional Digital; DO = Digital Output; P = Power.

## DEFINITIONS OF SPECIFICATIONS

### **Integral Nonlinearity Error (INL)**

Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line.

### **Differential Nonlinearity Error (DNL)**

In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

### **Full-Scale Error**

The last transition (from 011...10 to 011...11 in twos complement coding) should occur for an analog voltage 1½ LSB below the nominal full scale (2.49994278 V for the 0 V to 2.5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level.

### **Unipolar Zero Error**

The first transition should occur at a level ½ LSB above analog ground (19.073 µV for the 0 V to 2.5 V range). Unipolar zero error is the deviation of the actual transition from that point.

### **Spurious-Free Dynamic Range (SFDR)**

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

### **Effective Number of Bits (ENOB)**

ENOB is a measurement of the resolution with a sine wave input. It is related to  $S/(N+D)$  and is expressed in bits by the following formula:

$$ENOB = (S/[N+D]dB - 1.76)/6.02$$

### **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal, and is expressed in decibels.

### **Signal-to-Noise Ratio (SNR)**

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels.

### **Signal-to-(Noise + Distortion) Ratio ( $S/(N+D)$ )**

$S/(N+D)$  is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for  $S/(N+D)$  is expressed in decibels.

### **Aperture Delay**

Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the CNVST input to when the input signal is held for a conversion.

### **Transient Response**

Transient response is the time required for the AD7667 to achieve its rated accuracy after a full-scale step function is applied to its input.

### **Reference Voltage Temperature Coefficient**

Reference voltage temperature coefficient is derived from the maximum and minimum reference output voltage ( $V_{REF}$ ) measured at  $T_{MIN}$ ,  $T(25^{\circ}C)$ , and  $T_{MAX}$ . It is expressed in ppm/ $^{\circ}C$  using the following equation:

$$TCV_{REF} (ppm/^{\circ}C) = \frac{V_{REF}(Max) - V_{REF}(Min)}{V_{REF}(25^{\circ}C) \times (T_{MAX} - T_{MIN})} \times 10^6$$

where:

$V_{REF}(Max)$  = Maximum  $V_{REF}$  at  $T_{MIN}$ ,  $T(25^{\circ}C)$ , or  $T_{MAX}$

$V_{REF}(Min)$  = Minimum  $V_{REF}$  at  $T_{MIN}$ ,  $T(25^{\circ}C)$ , or  $T_{MAX}$

$V_{REF}(25^{\circ}C)$  =  $V_{REF}$  at  $25^{\circ}C$

$T_{MAX}$  =  $+85^{\circ}C$

$T_{MIN}$  =  $-40^{\circ}C$

### **Thermal Hysteresis**

Thermal hysteresis is defined as the absolute maximum change of reference output voltage after the device is cycled through temperature from either

$T_{HYS+}$  =  $25^{\circ}C$  to  $T_{MAX}$  to  $25^{\circ}C$

$T_{HYS-}$  =  $25^{\circ}C$  to  $T_{MIN}$  to  $25^{\circ}C$

It is expressed in ppm using the following equation:

$$V_{HYS} (ppm) = \left| \frac{V_{REF}(25^{\circ}C) - V_{REF}(T_{HYS})}{V_{REF}(25^{\circ}C)} \right| \times 10^6$$

where:

$V_{REF}(25^{\circ}C)$  =  $V_{REF}$  at  $25^{\circ}C$

$V_{REF}(T_{HYS})$  = Maximum change of  $V_{REF}$  at  $T_{HYS+}$  or  $T_{HYS-}$

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Integral Nonlinearity vs. Code




Figure 8. Differential Nonlinearity vs. Code




Figure 6. Typical Positive INL Distribution (102 Units)




Figure 9. Typical Negative INL Distribution (102 Units)




Figure 7. Typical Positive DNL Distribution (102 Units)




Figure 10. Typical Negative DNL Distribution (102 Units)




Figure 11. Histogram of 261,120 Conversions of a DC Input at the Code Transition




Figure 14. Histogram of 261,120 Conversions of a DC Input at the Code Center




Figure 12. FFT Plot




Figure 15. THD, Harmonics, and SFDR vs. Frequency




Figure 13. SNR, S/[N+D], and ENOB vs. Frequency




Figure 16. SNR and S/[N+D] vs. Input Level (Referred to Full Scale)




Figure 17. SNR, S/[N+D], and ENOB vs. Temperature




Figure 20. Zero Error, Full-Scale Error with Reference vs. Temperature




Figure 18. THD and Harmonics vs. Temperature




Figure 21. Typical Reference Voltage Output vs. Temperature (3 Units)




Figure 19. Operating Current vs. Sample Rate





Figure 22. Reference Voltage Temperature Coefficient Distribution (102 Units)



03035-0-023

Figure 23. Typical Delay vs. Load Capacitance  $C_L$

## CIRCUIT INFORMATION




Figure 24. ADC Simplified Schematic

The AD7667 is a very fast, low power, single supply, precise 16-bit analog-to-digital converter (ADC). The AD7667 features different modes to optimize performance according to the applications. In Warp mode, the part can convert 1 million samples per second (1 MSPS).

The AD7667 provides the user with an on-chip track/hold, successive approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications.

The AD7667 can be operated from a single 5 V supply and can be interfaced to either 5 V or 3 V digital logic. It is housed in either a 48-lead LQFP or a 48-lead LFCSP that saves space and allows flexible configurations as either a serial or parallel interface. The AD7667 is pin-to-pin compatible with PulSAR ADCs and is an upgrade of the [AD7666](#) and [AD7661](#).

## CONVERTER OPERATION

The AD7667 is a successive-approximation ADC based on a charge redistribution DAC. Figure 24 shows a simplified schematic of the ADC. The capacitive DAC consists of an array of 16 binary weighted capacitors and an additional LSB capacitor. The comparator's negative input is connected to a dummy capacitor of the same value as the capacitive DAC array.

During the acquisition phase, the common terminal of the array tied to the comparator's positive input is connected to AGND via SW<sub>A</sub>. All independent switches are connected to the analog input IN. Thus, the capacitor array is used as a sampling capacitor and acquires the analog signal on IN. Similarly, the dummy capacitor acquires the analog signal on INGND.

When  $\overline{\text{CNVST}}$  goes LOW, a conversion phase is initiated. When the conversion phase begins, SW<sub>A</sub> and SW<sub>B</sub> are opened. The capacitor array and dummy capacitor are then disconnected

from the inputs and connected to REFGND. Therefore, the differential voltage between IN and INGND captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND and REF, the comparator input varies by binary weighted voltage steps ( $V_{\text{REF}}/2, V_{\text{REF}}/4, \dots V_{\text{REF}}/65536$ ). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition.

After this process is completed, the control logic generates the ADC output code and brings the BUSY output LOW.

## Modes Of Operation

The AD7667 features three modes of operation: Warp, Normal, and Impulse. Each mode is best suited for specific applications.

Warp mode allows the fastest conversion rate, up to 1 MSPS. However in this mode and this mode only, the full specified accuracy is guaranteed only when the time between conversions does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms (e.g., after power-up), the first conversion result should be ignored. This mode makes the AD7667 ideal for applications where both high accuracy and fast sample rate are required.

Normal mode is the fastest mode (800 kSPS) without any limitations on the time between conversions. This mode makes the AD7667 ideal for asynchronous applications such as data acquisition systems, where both high accuracy and fast sample rate are required.

Impulse mode, the lowest power dissipation mode, allows power saving between conversions. When operating at 1 kSPS, for example, it typically consumes only 130  $\mu\text{W}$ . This feature makes the AD7667 ideal for battery-powered applications.



# Transfer Functions

Using the  $OB/\overline{2C}$  digital input, the AD7667 offers two output codings: straight binary and twos complement. The LSB size is  $V_{REF}/65536$ , which is about 38.15  $\mu V$ . The AD7667's ideal transfer characteristic is shown in Figure 25 and Table 7.





Figure 25. ADC Ideal Transfer Function

Table 7. Output Codes and Ideal Input Voltages

Description	Analog Input	Digital Output Code (Hex)	
		Straight Binary	Twos Complement
FSR - 1 LSB	2.499962 V	FFFF <sup>1</sup>	7FFF <sup>1</sup>
FSR - 2 LSB	2.499923 V	FFFE	7FFE
Midscale + 1 LSB	1.250038 V	8001	0001
Midscale	1.25 V	8000	0000
Midscale - 1 LSB	1.249962 V	7FFF	FFFF
-FSR + 1 LSB	38 $\mu V$	0001	8001
-FSR	0 V	0000 <sup>2</sup>	8000 <sup>2</sup>

<sup>1</sup>This is also the code for overrange analog input ( $V_{IN} - V_{INGND}$  above  $V_{REF} - V_{REFGND}$ ).

<sup>2</sup>This is also the code for underrange analog input ( $V_{IN}$  below  $V_{INGND}$ ).



NOTES  
<sup>1</sup>THE CONFIGURATION SHOWN IS USING THE INTERNAL REFERENCE AND INTERNAL BUFFER.  
<sup>2</sup>THE AD8021 IS RECOMMENDED. SEE DRIVER AMPLIFIER CHOICE SECTION.  
<sup>3</sup>OPTIONAL LOW JITTER.  
<sup>4</sup>A 10 $\mu F$  CERAMIC CAPACITOR (X5R, 1206 SIZE) IS RECOMMENDED (e.g., PANASONIC ECJ3YB0J106M). SEE VOLTAGE REFERENCE INPUT SECTION.

03035-0-026

Figure 26. Typical Connection Diagram

## TYPICAL CONNECTION DIAGRAM

Figure 26 shows a typical connection diagram for the AD7667.

### Analog Input

Figure 27 shows an equivalent circuit of the input structure of the AD7667.

The two diodes, D1 and D2, provide ESD protection for the analog inputs IN and INGND. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V. This will cause these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffer's (U1) supplies are different from AVDD. In such a case, an input buffer with a short-circuit current limitation can be used to protect the part.




Figure 27. Equivalent Analog Input Circuit

This analog input structure allows the sampling of the differential signal between IN and INGND. Unlike other converters, INGND is sampled at the same time as IN. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 28, which represents the typical CMRR over frequency with on-chip and external references. For instance, by using INGND to sense a remote signal ground, ground potential differences between the sensor and the local ADC ground are eliminated.




Figure 28. Analog Input CMRR vs. Frequency

During the acquisition phase, the impedance of the analog input IN can be modeled as a parallel combination of capacitor C1 and the network formed by the series connection of R1 and C2. C1 is primarily the pin capacitance. R1 is typically 168  $\Omega$  and is a lumped component made up of some serial resistors and the on resistance of the switches. C2 is typically 60 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C1. R1 and C2 make a 1-pole low-pass filter that reduces undesirable aliasing effect and limits the noise.

When the source impedance of the driving circuit is low, the AD7667 can be driven directly. Large source impedances significantly affect the ac performance, especially total harmonic distortion (THD). The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency, as shown in Figure 29.




Figure 29. THD vs. Analog Input Frequency and Source Resistance

### Driver Amplifier Choice

Although the AD7667 is easy to drive, the driver amplifier needs to meet the following requirements:

- The driver amplifier and the AD7667 analog input circuit must be able to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier's data sheet, settling at 0.1% to 0.01% is more commonly specified. This could differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection. The tiny op amp [AD8021](#), which combines ultra low noise and high gain-bandwidth, meets this settling time requirement even when used with gains up to 13.

- The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7667. The noise coming from the driver is filtered by the AD7667 analog input circuit 1-pole low-pass filter made by R1 and C2 or by the external filter, if one is used. The SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left( \frac{28}{\sqrt{784 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)$$

where:

$f_{-3dB}$  is the input bandwidth of the AD7667 (13 MHz) or the cutoff frequency of the input filter (3.9 MHz), if one is used.

$N$  is the noise factor of the amplifier (+1 in buffer configuration).

$e_N$  is the equivalent input noise voltage of the op amp, in nV/ $\sqrt{\text{Hz}}$ .

For instance, a driver with an equivalent input noise of 2 nV/ $\sqrt{\text{Hz}}$ , like the AD8021 with a noise gain of +1 when configured as a buffer, degrades the SNR by only 0.13 dB when using the filter in Figure 26 and by 0.43 dB without.

- The driver needs to have a THD performance suitable to that of the AD7667. Figure 15 gives the THD versus frequency that the driver should exceed.

The AD8021 meets these requirements and is appropriate for almost all applications. The AD8021 needs a 10 pF external compensation capacitor that should have good linearity as an NPO ceramic or mica type. Moreover, the use of a noninverting +1 gain arrangement is recommended and helps to obtain the best signal-to-noise ratio.

The AD8022 could also be used if a dual version is needed and gain of 1 is present. The AD829 is an alternative in applications where high frequency (above 100 kHz) performance is not required. In gain of 1 applications, it requires an 82 pF compensation capacitor. The AD8610 is an option when low bias current is needed in low frequency applications.

### Voltage Reference Input

The AD7667 allows the choice of either a very low temperature drift internal voltage reference or an external 2.5 V reference.

Unlike many ADCs with internal references, the internal reference of the AD7667 provides excellent performance and can be used in almost all applications.

To use the internal reference along with the internal buffer, PDREF and PDBUF should both be LOW. This produces 1.2 V on REFBUFIN which, amplified by the buffer, results in a 2.5 V reference on the REF pin.

The output impedance of REFBUFIN is 11 k $\Omega$  (minimum) when the internal reference is enabled. It is necessary to decouple REFBUFIN with a ceramic capacitor greater than 10 nF. Thus the capacitor provides an RC filter for noise reduction.

To use an external reference along with the internal buffer, PDREF should be HIGH and PDBUF should be LOW. This powers down the internal reference and allows the 2.5 V reference to be applied to REFBUFIN.

To use an external reference directly on REF pin, PDREF and PDBUF should both be HIGH.

PDREF and PDBUF power down the internal reference and the internal reference buffer, respectively. Note that the PDREF and PDBUF input current should never exceed 20 mA. This could eventually occur when input voltage is above AVDD (for instance, at power-up). In this case, a 100  $\Omega$  series resistor is recommended.

The internal reference is temperature compensated to 2.5 V  $\pm 7$  mV. The reference is trimmed to provide a typical drift of 3 ppm/ $^{\circ}\text{C}$ . This typical drift characteristic is shown in Figure 22. For improved drift performance, an external reference, such as the AD780, can be used.

The AD7667 voltage reference input REF has a dynamic input impedance; it should therefore be driven by a low impedance source with efficient decoupling between the REF and REFGND inputs. This decoupling depends on the choice of the voltage reference but usually consists of a low ESR tantalum capacitor connected to REF and REFGND with minimum parasitic inductance. A 10  $\mu\text{F}$  (X5R, 1206 size) ceramic chip capacitor (or 47  $\mu\text{F}$  tantalum capacitor) is appropriate when using either the internal reference or one of these recommended reference voltages:

- The low noise, low temperature drift ADR421 and AD780
- The low power AD8291
- The low cost AD1582

# AD7667

For applications that use multiple AD7667s, it is more effective to use the internal buffer to buffer the reference voltage.

Care should be taken with the voltage reference's temperature coefficient, which directly affects the full-scale accuracy if this parameter matters. For instance, a  $\pm 15$  ppm/ $^{\circ}\text{C}$  temperature coefficient of the reference changes full scale by  $\pm 1$  LSB/ $^{\circ}\text{C}$ .

Note that  $V_{\text{REF}}$  can be increased to  $AVDD - 1.85$  V. Since the input range is defined in terms of  $V_{\text{REF}}$ , this would essentially increase the range to 0 V to 3 V with an  $AVDD$  above 4.85 V. The AD780 can be selected with a 3 V reference voltage.

The TEMP pin, which measures the temperature of the AD7667, can be used as shown in Figure 30. The output of TEMP pin is applied to one of the inputs of the analog switch (e.g., ADG779), and the ADC itself is used to measure its own temperature. This configuration is very useful for improving the calibration accuracy over the temperature range.




Figure 30. Temperature Sensor Connection Diagram

## Power Supply

The AD7667 uses three power supply pins: an analog 5 V supply  $AVDD$ , a digital 5 V core supply  $DVDD$ , and a digital input/output interface supply  $OVDD$ .  $OVDD$  allows direct interface with any logic between 2.7 V and  $DVDD + 0.3$  V. To reduce the supplies needed, the digital core ( $DVDD$ ) can be supplied through a simple RC filter from the analog supply, as shown in Figure 26. The AD7667 is independent of power supply sequencing once  $OVDD$  does not exceed  $DVDD$  by more than 0.3 V, and is thus free of supply voltage induced latch-up. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 31, which represents PSRR over frequency with on chip and external references.




Figure 31. PSRR vs. Frequency

## POWER DISSIPATION VERSUS THROUGHPUT

When using the Impulse mode of operation ( $\text{IMPULSE} = \text{HIGH}$ ,  $\text{WARP} = \text{LOW}$ ), operating currents are very low during the acquisition phase, allowing significant power savings when the conversion rate is reduced (see Figure 32). The AD7667 automatically reduces its power consumption at the end of each conversion phase. This makes the part ideal for very low power battery applications. The digital interface and the reference remain active even during the acquisition phase. To reduce operating digital supply currents even further, digital inputs need to be driven close to the power supply rails (i.e.,  $DVDD$  or  $DGND$ ), and  $OVDD$  should not exceed  $DVDD$  by more than 0.3 V.




Figure 32. Power Dissipation vs. Sampling Rate

## CONVERSION CONTROL

Figure 33 shows the detailed timing diagrams of the conversion process. The AD7667 is controlled by the  $\overline{\text{CNVST}}$  signal, which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete.  $\overline{\text{CNVST}}$  operates independently of  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$ .

In Impulse mode, conversions can be automatically initiated. If  $\overline{\text{CNVST}}$  is held LOW when BUSY is LOW, the AD7667 controls the acquisition phase and automatically initiates a new conversion. By keeping  $\overline{\text{CNVST}}$  LOW, the AD7667 keeps the conversion process running by itself. It should be noted that the analog input must be settled when BUSY goes LOW. Also, at power-up,  $\overline{\text{CNVST}}$  should be brought LOW once to initiate the conversion process. In this mode, the AD7667 can run slightly faster than the guaranteed 666 kSPS limits in Impulse mode. This feature does not exist in Warp and Normal modes.

Although  $\overline{\text{CNVST}}$  is a digital signal, it should be designed with special care with fast, clean edges, and levels with minimum overshoot and undershoot or ringing.

The  $\overline{\text{CNVST}}$  trace should be shielded with ground and a low value serial resistor (e.g., 50  $\Omega$ ) termination should be added close to the output of the component that drives this line.

For applications where SNR is critical, the  $\overline{\text{CNVST}}$  signal should have very low jitter. This can be achieved by using a dedicated oscillator for  $\overline{\text{CNVST}}$  generation, or by clocking  $\overline{\text{CNVST}}$  with a high frequency, low jitter clock, as shown in Figure 26.




Figure 33. Basic Conversion Timing




Figure 34. RESET Timing




Figure 35. Master Parallel Data Timing for Reading (Continuous Read)

## DIGITAL INTERFACE

The AD7667 has a versatile digital interface; it can be interfaced with the host system by using either a serial or a parallel interface. The serial interface is multiplexed on the parallel data bus. The AD7667 digital interface also accommodates both 3 V and 5 V logic by simply connecting the OVDD supply pin of the AD7667 to the host system interface digital supply. Finally, by using the OB/2C input pin, both twos complement or straight binary coding can be used.

The two signals,  $\overline{CS}$  and  $\overline{RD}$ , control the interface.  $\overline{CS}$  and  $\overline{RD}$  have a similar effect because they are OR'd together internally. When at least one of these signals is HIGH, the interface outputs are in high impedance. Usually  $\overline{CS}$  allows the selection of each AD7667 in multicircuit applications and is held low in a single AD7667 design.  $\overline{RD}$  is generally used to enable the conversion result on the data bus.

## PARALLEL INTERFACE

The AD7667 is configured to use the parallel interface when  $\overline{SER}/\overline{PAR}$  is held LOW. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion, as shown in Figure 36 and Figure 37, respectively. When the data is read during the conversion, however, it is recommended that it is read only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry.

The BYTESWAP pin allows a glueless interface to an 8-bit bus. As shown in Figure 38, the LSB byte is output on D[7:0] and the MSB is output on D[15:8] when BYTESWAP is LOW. When BYTESWAP is HIGH, the LSB and MSB bytes are swapped and the LSB is output on D[15:8] and the MSB is output on D[7:0]. By connecting BYTESWAP to an address line, the 16-bit data can be read in two bytes on either D[15:8] or D[7:0].

## SERIAL INTERFACE

The AD7667 is configured to use the serial interface when  $\overline{SER}/\overline{PAR}$  is held HIGH. The AD7667 outputs 16 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 16 clock pulses provided on the SCLK pin. The output data is valid on both the rising and falling edges of the data clock.




Figure 36. Slave Parallel Data Timing for Reading (Read after Convert)




Figure 37. Slave Parallel Data Timing for Reading (Read during Convert)




Figure 38. 8-Bit Parallel Interface

## MASTER SERIAL INTERFACE

### Internal Clock

The AD7667 is configured to generate and provide the serial data clock SCLK when the EXT/INT pin is held LOW. The AD7667 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted if desired. Depending on the RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figure 39 and Figure 40 show detailed timing diagrams of these two modes.

Usually, because the AD7667 is used with a fast throughput, the Master Read During Conversion mode is the most recommended serial mode. In this mode, the serial clock and data toggle at appropriate instants, minimizing potential feedthrough between digital activity and critical conversion decisions.

In Read After Conversion mode, it should be noted that unlike in other modes, the BUSY signal returns LOW after the 16 data bits are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width.




Figure 39. Master Serial Data Timing for Reading (Read after Convert)




Figure 40. Master Serial Data Timing for Reading (Read Previous Conversion during Convert)

## SLAVE SERIAL INTERFACE

### External Clock

The AD7667 is configured to accept an externally supplied serial data clock on the SCLK pin when the  $\overline{\text{EXT/INT}}$  pin is held HIGH. In this mode, several methods can be used to read the data. The external serial clock is gated by  $\overline{\text{CS}}$ . When  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  are both LOW, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or a discontinuous clock. A discontinuous clock can be either normally HIGH or normally LOW when inactive. Figure 41 and Figure 42 show the detailed timing diagrams of these methods. Usually, because the AD7667 has a longer acquisition phase than conversion phase, the data are read immediately after conversion.

While the AD7667 is performing a bit decision, it is important that voltage transients be avoided on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase because the AD7667 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when  $\text{BUSY}$  is LOW, or, more importantly, that it does not transition during the latter half of  $\text{BUSY}$  HIGH.




Figure 41. Slave Serial Data Timing for Reading (Read after Convert)




Figure 42. Slave Serial Data Timing for Reading (Read Previous Conversion during Convert)



### External Discontinuous Clock Data Read After Conversion

Though the maximum throughput cannot be achieved using this mode, it is the most recommended of the serial slave modes. Figure 41 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by  $\overline{\text{BUSY}}$  returning LOW, the conversion result can be read while both  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  are LOW. Data is shifted out MSB first with 16 clock pulses and is valid on the rising and falling edges of the clock.

Among the advantages of this method is the fact that conversion performance is not degraded because there are no voltage transients on the digital interface during the conversion process. Another advantage is the ability to read the data at any speed up to 40 MHz, which accommodates both the slow digital host interface and the fastest serial reading.

Finally, in this mode only, the AD7667 provides a daisy-chain feature using the RDC/SDIN pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired, as, for instance, in isolated multiconverter applications.

An example of the concatenation of two devices is shown in Figure 43. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the opposite edge of SCLK of the one used to shift out the data on SDOOUT. Therefore, the MSB of the “upstream” converter just follows the LSB of the “downstream” converter on the next SCLK cycle.




Figure 43. Two AD7667s in a Daisy-Chain Configuration

### External Clock Data Read During Conversion

Figure 42 shows the detailed timing diagrams of this method. During a conversion, while both  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  are LOW, the result of the previous conversion can be read. The data is shifted out MSB first with 16 clock pulses, and is valid on both the rising and falling edges of the clock. The 16 bits must be read before the current conversion is complete; otherwise, RDERROR is pulsed HIGH and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode and the RDC/SDIN input should always be tied either HIGH or LOW.

To reduce performance degradation due to digital activity, a fast discontinuous clock (at least 18 MHz when Impulse mode is used, 25 MHz when Normal mode is used, or 40 MHz when Warp mode is used) is recommended to ensure that all the bits are read during the first half of the conversion phase. It is also possible to begin to read data after conversion and continue to read the last bits after a new conversion has been initiated. This allows the use of a slower clock speed like 14 MHz in Impulse mode, 18 MHz in Normal mode, and 25 MHz in Warp mode.

## MICROPROCESSOR INTERFACING

The AD7667 is ideally suited for traditional dc measurement applications supporting a microprocessor, and for ac signal processing applications interfacing to a digital signal processor. The AD7667 is designed to interface either with a parallel 8-bit or 16-bit wide interface, or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7667 to prevent digital noise from coupling into the ADC. The following section discusses the use of an AD7667 with an ADSP-219x SPI equipped DSP.

### SPI Interface (ADSP-219x)

Figure 44 shows an interface diagram between the AD7667 and the SPI equipped ADSP-219x. To accommodate the slower speed of the DSP, the AD7667 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command can be initiated in response to an internal timer interrupt. The reading process can be initiated in response to the end-of-conversion signal (BUSY

going LOW) using an interrupt line of the DSP. The serial interface (SPI) on the ADSP-219x is configured for master mode—(MSTR) = 1, Clock Polarity bit (CPOL) = 0, Clock Phase bit (CPHA) = 1, and SPI Interrupt Enable (TIMOD) = 00—by writing to the SPI control register (SPICLTx). To meet all timing requirements, the SPI clock should be limited to 17 Mbps, which allows it to read an ADC result in less than 1  $\mu$ s. When a higher sampling rate is desired, use of one of the parallel interface modes is recommended.




Figure 44. Interfacing the AD7667 to an SPI Interface

## APPLICATION HINTS

### BIPOLAR AND WIDER INPUT RANGES

In some applications, it is desirable to use a bipolar or wider analog input range such as  $\pm 10$  V,  $\pm 5$  V, or 0 V to 5 V. Although the AD7667 has only one unipolar range, simple modifications of input driver circuitry allow bipolar and wider input ranges to be used without any performance degradation. Figure 45 shows a connection diagram that allows this. Component values required and resulting full-scale ranges are shown in Table 8.

When desired, accurate gain and offset can be calibrated by acquiring a ground and voltage reference using an analog multiplexer (U2), as shown in Figure 45.




Figure 45. Using the AD7667 in 16-Bit Bipolar and/or Wider Input Ranges

Table 8. Component Values and Input Ranges

Input Range	R1 (Ω)	R2 (kΩ)	R3 (kΩ)	R4 (kΩ)
$\pm 10$ V	500	4	2.5	2
$\pm 5$ V	500	2	2.5	1.67
0 V to $-5$ V	500	1	None	0

### LAYOUT

The AD7667 has very good immunity to noise on the power supplies. However, care should still be taken with regard to grounding layout.

The printed circuit board that houses the AD7667 should be designed so the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be separated easily. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7667, or as close as possible to the AD7667. If the AD7667 is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at one point only, a star ground point that should be established as close as possible to the AD7667.

Running digital lines under the device should be avoided since these couple noise onto the die. The analog ground plane should be allowed to run under the AD7667 to avoid noise coupling. Fast switching signals like CNVST or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board, and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This will reduce the effect of crosstalk through the board.

The power supply lines to the AD7667 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supply lines. Good decoupling is also important to lower the supply's impedance presented to the AD7667 and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supply pin—AVDD, DVDD, and OVDD—close to, and ideally right up against these pins and their corresponding ground pins. Additionally, low ESR 10  $\mu$ F capacitors should be located near the ADC to further reduce low frequency ripple.


The DVDD supply of the AD7667 can be a separate supply or can come from the analog supply AVDD or the digital interface supply OVDD. When the system digital supply is noisy or when fast switching digital signals are present, if no separate supply is available, the user should connect DVDD to AVDD through an RC filter (see Figure 26) and the system supply to OVDD and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes.

The AD7667 has five different ground pins: INGND, REFGND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses the reference voltage and, because it carries pulsed currents, should be a low impedance return to the reference. AGND is the ground to which most internal ADC analog signals are referenced; it must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane depending on the configuration. OGND is connected to the digital system ground.

### EVALUATING THE AD7667'S PERFORMANCE


A recommended layout for the AD7667 is outlined in the [EVAL-AD7667](#) evaluation board for the AD7667. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the [EVAL-CONTROL BRD2](#).

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-026BBC

Figure 46. 48-Lead Quad Flatpack (LQFP) [ST-48]  
Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-VKGD-2

Figure 47. 48-Lead Frame Chip Scale Package (LFCSFP) [CP-48]  
Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD7667AST	-40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7667ASTRL	-40°C to +85°C	Quad Flatpack (LQFP)	ST-48
AD7667ACP	-40°C to +85°C	Lead Frame Chip Scale (LFCSFP)	CP-48
AD7667ACPRL	-40°C to +85°C	Lead Frame Chip Scale (LFCSFP)	CP-48
EVAL-AD7667CB <sup>1</sup>		Evaluation Board	
EVAL-CONTROL BRD2 <sup>2</sup>		Controller Board	

<sup>1</sup>This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes.

<sup>2</sup>This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators.