

- Eight Line Receivers Meet or Exceed the Requirements of ANSI TIA/EIA-644 Standard
- Integrated 110- Ω Line Termination Resistors on LVDT Products
- Designed for Signaling Rates[†] Up To 630 Mbps
- SN65 Version's Bus-Terminal ESD Exceeds 15 kV
- Operates From a Single 3.3-V Supply
- Propagation Delay Time of 2.6 ns (Typ)
- Output Skew 100 ps (Typ)
Part-To-Part Skew Is Less Than 1 ns
- LVTTL Levels Are 5-V Tolerant
- Open-Circuit Fail Safe
- Flow-Through Pin Out
- Packaged in Thin Shrink Small-Outline Package With 20-mil Terminal Pitch

NOT RECOMMENDED FOR NEW DESIGNS For Replacement Use 'LVDx388A

'LVDS388, 'LVDT388
DBT PACKAGE
(TOP VIEW)


A1A	1	38	GND
A1B	2	37	V _{CC}
A2A	3	36	ENA
A2B	4	35	A1Y
NC	5	34	A2Y
B1A	6	33	ENB
B1B	7	32	B1Y
B2A	8	31	B2Y
B2B	9	30	GND
NC	10	29	V _{CC}
C1A	11	28	GND
C1B	12	27	C1Y
C2A	13	26	C2Y
C2B	14	25	ENC
NC	15	24	D1Y
D1A	16	23	D2Y
D1B	17	22	END
D2A	18	21	V _{CC}
D2B	19	20	GND

description

The 'LVDS388 and 'LVDT388 (*T* designates integrated termination) are eight differential line receivers that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3-V supply rail. Any of the eight differential receivers will provide a valid logical output state with a ± 100 -mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes. Additionally, the high-speed switching of LVDS signals always require the use of a line impedance matching resistor at the receiving end of the cable or transmission media. The LVDT product eliminates this external resistor by integrating it with the receiver.

logic diagram (positive logic)

'LVDx388



(1/4 of 'LVDx388 shown)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[†] Signaling rate, 1/t, where t is the minimum unit interval and is expressed in the units bits/s (bits per second)

SN65LVDS388, SN65LVDT388, SN75LVDS388, SN75LVDT388 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

SLLS448A – SEPTEMBER 2000 – REVISED MAY 2001

description (continued)

The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately $100\ \Omega$. The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. When used with its companion, 8-channel driver, the SN65LVDS389 over 150 million data transfers per second in single-edge clocked systems are possible with very little power. Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.

The SN65LVDS388 and SN65LVDT388 is characterized for operation from -40°C to 85°C . The SN75LVDS388 and SN75LVDT388 is characterized for operation from 0°C to 70°C .

AVAILABLE OPTIONS

PART NUMBER	TEMPERATURE RANGE	NUMBER OF RECEIVERS	BUS-PIN ESD
SN65LVDS388DBT	-40°C to 85°C	8	15 kV
SN65LVDT388DBT	-40°C to 85°C	8	15 kV
SN75LVDS388DBT	0°C to 70°C	8	4 kV
SN75LVDT388DBT	0°C to 70°C	8	4 kV


Function Table

SNx5LVD388 and SNx5LVDT388

DIFFERENTIAL INPUT	ENABLES	OUTPUT
A-B	EN	Y
$V_{ID} \geq 100\ \text{mV}$	H	H
$-100\ \text{mV} < V_{ID} \leq 100\ \text{mV}$	H	?
$V_{ID} \leq -100\ \text{mV}$	H	L
X	L	Z
Open	H	H

H = high level, L = low level, X = irrelevant,
Z = high impedance (off), ? = indeterminate

equivalent input and output schematic diagrams



absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage range, V_{CC} (see Note 1)	-0.5 V to 4 V
Voltage range: Enables or Y	-0.5 V to 6 V
A or B	-0.5 V to 4 V
Electrostatic discharge: (see Note 2)		
SN65' (A, B, and GND)	Class 3, A:15 kV, B: 700 V
SN75' (A, B, and GND)	Class 2, A:4 kV, B: 400 V
Continuous power dissipation	See Dissipation Rating Table
Storage temperature range	-65°C to 150°C
Lead temperature 1,6 mm (1/16 in) from case for 10 seconds	260°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.
 2. Tested in accordance with MIL-STD-883C Method 3015.7.

DISSIPATION RATING TABLE

PACKAGE	$T_A \leq 25^\circ\text{C}$	DERATING FACTOR‡ ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DBT	1071 mW	8.5 mW/°C	688 mW	556 mW

‡ This is the inverse of the junction-to-ambient thermal resistance when board-mounted (low-k) and with no air flow.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		3	3.3	3.6	V
High-level input voltage, V_{IH}	Enables	2			V
Low-level input voltage, V_{IL}	Enables			0.8	V
Magnitude of differential input voltage, $ V_{ID} $		0.1	0.6		V
Common-mode input voltage, V_{IC} (see Figure 4)		$\frac{ V_{ID} }{2}$	$2.4 - \frac{ V_{ID} }{2}$	$V_{CC} - 0.8$	V
Operating free-air temperature, T_A	SN75'	0	70		°C
	SN65'	-40	85		°C

SN65LVDS388, SN65LVDT388, SN75LVDS388, SN75LVDT388 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

SLLS448A – SEPTEMBER 2000 – REVISED MAY 2001

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT
V _{IT+}		Positive-going differential input voltage threshold See Figure 1 and Table 1			100	mV
V _{IT-}					-100	mV
V _{OH}		I _{OH} = -8 mA	2.4	3		V
V _{OL}		I _{OL} = 8 mA	0.2	0.4		V
I _{CC}		Enabled, No load	50	70		mA
		Disabled	3			mA
I _I	'LVDS	V _I = 0 V	-13	-20		μA
		V _I = 2.4 V	-1.2	-3		
	'LVDT	V _I = 0 V, other input open		-40		
		V _I = 2.4 V, other input open		-2.4		
I _{ID}	Differential input current I _{IA} - I _{IB}	'LVDS	V _{IA} = 0 V, V _{IB} = 0.1 V, V _{IA} = 2.4 V, V _{IB} = 2.3 V		±2	μA
I _{ID}	Differential input current (I _{IA} - I _{IB})	'LVDT	V _{IA} = 0.2 V, V _{IB} = 0 V, V _{IA} = 2.4 V, V _{IB} = 2.2 V	1.5	2.2	mA
I _{I(OFF)}	Power-off input current (A or B inputs)	'LVDS	V _{CC} = 0 V, V _I = 2.4 V	12	±20	μA
I _{I(OFF)}	Power-off input current (A or B inputs)	'LVDT	V _{CC} = 0 V, V _I = 2.4 V		±40	μA
I _{IH}	High-level input current (enables)		V _{IH} = 2 V		10	μA
I _{IL}	Low-level input current (enables)		V _{IL} = 0.8 V		10	μA
I _{OZ}	High-impedance output current		V _O = 0 V		±1	μA
			V _O = 3.6 V		10	
C _{IN}	Input capacitance, A or B input to GND		V _{ID} = 0.4 sin 2.5E09 t V		5	pF
Z _(t)	Termination impedance		V _{ID} = 0.4 sin 2.5E09 t V	88	132	Ω

[†] All typical values are at 25°C and with a 3.3-V supply.

switching characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP [†]	MAX	UNIT	
t _{PLH}		See Figure 2	1	2.6	4	ns	
t _{PHL}			1	2.5	4	ns	
t _r			500	800	1200	ps	
t _f			500	800	1200	ps	
t _{sk(p)}				150	600	ps	
t _{sk(o)}				100	400	ps	
t _{sk(pp)}					1	ns	
t _{PZH}		See Figure 3	7	15		ns	
t _{PZL}			7	15		ns	
t _{PHZ}			7	15		ns	
t _{PLZ}			7	15		ns	

[†] All typical values are at 25°C and with a 3.3-V supply.

[‡] t_{sk(o)} is the magnitude of the time difference between the t_{PLH} or t_{PHL} of all drivers of a single device with all of their inputs connected together.

[§] t_{sk(pp)} is the magnitude of the difference in propagation delay times between any specified terminals of any two devices characterized in this data sheet when both devices operate with the same supply voltage, at the same temperature, and have the same test circuits.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Voltage Definitions


Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

APPLIED VOLTAGES		RESULTING DIFFERENTIAL INPUT VOLTAGE	RESULTING COMMON-MODE INPUT VOLTAGE
V_{IA}	V_{IB}	V_{ID}	V_{IC}
1.25 V	1.15 V	100 mV	1.2 V
1.15 V	1.25 V	-100 mV	1.2 V
2.4 V	2.3 V	100 mV	2.35 V
2.3 V	2.4 V	-100 mV	2.35 V
0.1 V	0 V	100 mV	0.05 V
0 V	0.1 V	-100 mV	0.05 V
1.5 V	0.9 V	600 mV	1.2 V
0.9 V	1.5 V	-600 mV	1.2 V
2.4 V	1.8 V	600 mV	2.1 V
1.8 V	2.4 V	-600 mV	2.1 V
0.6 V	0 V	600 mV	0.3 V
0 V	0.6 V	-600 mV	0.3 V

SN65LVDS388, SN65LVDT388, SN75LVDS388, SN75LVDT388 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

SLLS448A – SEPTEMBER 2000 – REVISED MAY 2001


PARAMETER MEASUREMENT INFORMATION



NOTE: All input pulses are supplied by a generator having the following characteristics: t_f or $t_f \leq 1 \text{ ns}$, pulse repetition rate (PRR) = 50 Mpps, pulse width = $10 \pm 0.2 \text{ ns}$. C_L includes instrumentation and fixture capacitance within 0.06 m of the D.U.T.

Figure 2. Timing Test Circuit and Wave Forms


PARAMETER MEASUREMENT INFORMATION



NOTE A: All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \leq 1$ ns, pulse repetition rate (PRR) = 0.5 Mpps, pulse width = 500 ± 10 ns. C_L includes instrumentation and fixture capacitance within 0,06 m of the D.U.T.

V_{TEST} —————— 2.5 V

A —————— 1 V



V_{TEST} —————— 0 V

A —————— 1.4 V




Figure 3. Enable/Disable Time Test Circuit and Wave Forms

SN65LVDS388, SN65LVDT388, SN75LVDS388, SN75LVDT388 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

SLLS448A – SEPTEMBER 2000 – REVISED MAY 2001

TYPICAL CHARACTERISTICS




Figure 4




Figure 5




Figure 6




Figure 7

TYPICAL CHARACTERISTICS




Figure 8




Figure 9

SN65LVDS388, SN65LVDT388, SN75LVDS388, SN75LVDT388 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS

SLLS448A – SEPTEMBER 2000 – REVISED MAY 2001

APPLICATION INFORMATION




Figure 10. Typical Application Schematic

APPLICATION INFORMATION

fail safe

One of the most common problems with differential signaling applications is how the system responds when no differential voltage is present on the signal pair. The LVDS receiver is like most differential line receivers, in that its output logic state can be indeterminate when the differential input voltage is between -100 mV and 100 mV and within its recommended input common-mode voltage range. TI's LVDS receiver is different in how it handles the open-input circuit situation, however.

Open-circuit means that there is little or no input current to the receiver from the data line itself. This could be when the driver is in a high-impedance state or the cable is disconnected. When this occurs, the LVDS receiver will pull each line of the signal pair to near V_{CC} through $300\text{-k}\Omega$ resistors as shown in Figure 10. The fail-safe feature uses an AND gate with input voltage thresholds at about 2.3 V to detect this condition and force the output to a high-level regardless of the differential input voltage.




Figure 11. Open-Circuit Fail Safe of the LVDS Receiver

It is only under these conditions that the output of the receiver will be valid with less than a 100 -mV differential input voltage magnitude. The presence of the termination resistor, R_t , does not affect the fail-safe function as long as it is connected as shown in the figure. Other termination circuits may allow a dc current to ground that could defeat the pullup currents from the receiver and the fail-safe feature.

SN65LVDS388, SN65LVDT388, SN75LVDS388, SN75LVDT388 HIGH-SPEED DIFFERENTIAL LINE RECEIVERS


SLLS448A – SEPTEMBER 2000 – REVISED MAY 2001

MECHANICAL DATA

DBT (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

30 PINS SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-153

4073252/D 09/97

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with *statements different from or beyond the parameters* stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: [Standard Terms and Conditions of Sale for Semiconductor Products](http://www.ti.com/sc/docs/stdterms.htm). www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265